English
Language : 

DRA790 Datasheet, PDF (301/436 Pages) Texas Instruments – Infotainment Applications Processor
www.ti.com
DRA790, DRA791
DRA793, DRA797
SPRS968A – AUGUST 2016 – REVISED FEBRUARY 2017
Table 5-168. PRU-ICSS ECAT Timing Requirements – Input Validated With SYNCx
NO.
1
2
3
PARAMETER
tw(EDC_SYNCx_OUT)
tsu(EDIO_DATA_IN-
EDC_SYNCx_OUT)
th(EDC_SYNCx_OUT-
EDIO_DATA_IN)
DESCRIPTION
Pulse width, EDC_SYNCx_OUT
Setup time, EDIO_DATA_IN valid before EDC_SYNCx_OUT active
edge
Hold time, EDIO_DATA_IN valid after EDC_SYNCx_OUT active edge
MIN
100.00
20.00
20.00
MAX
UNIT
ns
ns
ns
EDC_SYNCx_OUT
1
EDIO_DATA_IN[7:0]
2
3
SPRS91x_TIMING_PRU_ECAT_02
Figure 5-116. PRU-ICSS ECAT Input Validated With SYNCx Timing
Table 5-169. PRU-ICSS ECAT Timing Requirements – Input Validated With Start of Frame (SOF)
NO. PARAMETER
1
tw(EDIO_SOF)
2
tsu(EDIO_DATA_IN-
EDIO_SOF)
3
th(EDIO_SOF-
EDIO_DATA_IN)
(1) ICSS_IEP_CLK clock period
DESCRIPTION
Pulse duration, EDIO_SOF
Setup time, EDIO_DATA_IN valid before EDIO_SOF active edge
Hold time, EDIO_DATA_IN valid after EDIO_SOF active edge
MIN
4 × P (1)
20.00
MAX
5 × P (1)
UNIT
ns
ns
20.00
ns
EDIO_SOF
1
EDIO_DATA_IN[7:0]
2
3
SPRS91x_TIMING_PRU_ECAT_03
Figure 5-117. PRU-ICSS ECAT Input Validated With SOF
Table 5-170. PRU-ICSS ECAT Timing Requirements - LATCHx_IN
NO.
1
PARAMETER
tw(EDC_LATCHx_IN)
DESCRIPTION
Pulse duration, EDC_LATCHx_IN
MIN
3 × P (1)
MAX UNIT
ns
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797
Specifications 301