DRA790 Datasheet, PDF (179/436 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DRA790, DRA791
DRA793, DRA797
SPRS968A – AUGUST 2016 – REVISED FEBRUARY 2017
BALL
AB1
A12
A13
E11
F11
B13
E13
C13
D13
B7
C7
E8
B8
BALL NAME
mmc3_dat7
vin2a_d16
vin2a_d17
vin2a_d18
vin2a_d19
vin2a_d20
vin2a_d21
vin2a_d22
vin2a_d23
vin2a_de0
vin2a_fld0
vin2a_hsync0
vin2a_vsync0
Table 5-32. Manual Functions Mapping for VIN2B (IOSET7/8/9) (continued)
VIP_MANUAL4
VIP_MANUAL6
A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps)
995
182
1202
107
1423
0
1739
0
1253
0
1568
0
2080
0
2217
0
1849
0
2029
0
1881
50
2202
0
1917
167
2313
0
1955
79
2334
0
1899
145
2288
0
1568
261
2048
0
0
0
0
0
1793
0
2011
0
1382
0
1632
0
CFG REGISTER
CFG_MMC3_DAT7_IN
CFG_VIN2A_D16_IN
CFG_VIN2A_D17_IN
CFG_VIN2A_D18_IN
CFG_VIN2A_D19_IN
CFG_VIN2A_D20_IN
CFG_VIN2A_D21_IN
CFG_VIN2A_D22_IN
CFG_VIN2A_D23_IN
CFG_VIN2A_DE0_IN
CFG_VIN2A_FLD0_IN
CFG_VIN2A_HSYNC0_IN
CFG_VIN2A_VSYNC0_IN
2
-
vin2b_d7
vin2b_d6
vin2b_d5
vin2b_d4
vin2b_d3
vin2b_d2
vin2b_d1
vin2b_d0
vin2b_fld1
vin2b_clk1
-
-
MUXMODE
3
-
-
-
-
-
-
-
-
-
vin2b_de1
-
vin2b_hsync1
vin2b_vsync1
4
vin2b_clk1
-
-
-
-
-
-
-
-
-
-
-
-
Manual IO Timings Modes must be used to guaranteed some IO timings for VIP1. See Table 5-27 Modes Summary for a list of IO timings
requiring the use of Manual IO Timings Modes. See Table 5-33 Manual Functions Mapping for VIN1A (IOSET2/3/4) and VIN1B (IOSET4) and
VIN2B (IOSET1/10) for a definition of the Manual modes.
Table 5-33 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
BALL
M1
M2
J2
L3
A4
L2
E7
D6
C5
B5
D7
Table 5-33. Manual Functions Mapping for VIN1A (IOSET2/3/4) and VIN1B (IOSET4) and VIN2B (IOSET1/10)
BALL NAME
gpmc_a0
gpmc_a1
gpmc_a10
gpmc_a11
gpmc_a19
gpmc_a2
gpmc_a20
gpmc_a21
gpmc_a22
gpmc_a23
gpmc_a24
VIP_MANUAL7
VIP_MANUAL12
A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps)
3080
1792
3376
1632
2958
1890
3249
1749
3073
1653
3388
1433
3014
1784
3290
1693
1385
0
1246
0
3041
1960
3322
1850
859
0
720
0
1465
0
1334
0
1210
0
1064
0
1111
0
954
0
1137
0
1051
0
CFG REGISTER
CFG_GPMC_A0_IN
CFG_GPMC_A1_IN
CFG_GPMC_A10_IN
CFG_GPMC_A11_IN
CFG_GPMC_A19_IN
CFG_GPMC_A2_IN
CFG_GPMC_A20_IN
CFG_GPMC_A21_IN
CFG_GPMC_A22_IN
CFG_GPMC_A23_IN
CFG_GPMC_A24_IN
2
vin1a_d16
vin1a_d17
vin1a_de0
vin1a_fld0
-
vin1a_d18
-
-
-
-
-
MUXMODE
4
-
-
-
-
-
-
-
-
-
-
-
6
vin1b_d0
vin1b_d1
vin1b_clk1
vin1b_de1
vin2b_d0
vin1b_d2
vin2b_d1
vin2b_d2
vin2b_d3
vin2b_d4
vin2b_d5
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797
Specifications 179