English
Language : 

DRA790 Datasheet, PDF (229/436 Pages) Texas Instruments – Infotainment Applications Processor
www.ti.com
DRA790, DRA791
DRA793, DRA797
SPRS968A – AUGUST 2016 – REVISED FEBRUARY 2017
SIGNALS
spi4_cs3
spi4_d0
spi4_d1
spi4_sclk
IOSET1
BALL
MUX
H4
8
J2
8
H1
8
K4
8
Table 5-63. McSPI3/4 IOSETs (continued)
IOSET2
BALL
MUX
H4
8
C8
8
B8
8
E8
8
IOSET3
BALL
MUX
T5
8
R2
7
P3
7
P4
7
IOSET4
BALL
MUX
T5
8
AA5
2
U6
2
AC3
2
IOSET5
BALL
MUX
T5
8
AA4
1
AA1
1
Y3
1
5.9.6.14 QSPI
The Quad SPI (QSPI) module is a type of SPI module that allows single, dual or quad read access to
external SPI devices. This module has a memory mapped register interface, which provides a direct
interface for accessing data from external SPI devices and thus simplifying software requirements. It
works as a master only. There is one QSPI module in the device and it is primary intended for fast
booting from quad-SPI flash memories.
General SPI features:
• Programmable clock divider
• Six pin interface (DCLK, CS_N, DOUT, DIN, QDIN1, QDIN2)
• 4 external chip select signals
• Support for 3-, 4- or 6-pin SPI interface
• Programmable CS_N to DOUT delay from 0 to 3 DCLKs
• Programmable signal polarities
• Programmable active clock edge
• Software controllable interface allowing for any type of SPI transfer
NOTE
For more information, see the Quad Serial Peripheral Interface section of the Device TRM.
CAUTION
The I/O Timings provided in this section are only valid when all QSPI Chip
Selects used in a system are configured to use the same Clock Mode (either
Clock Mode 0 or Clock Mode 3).
CAUTION
The I/O Timings provided in this section are valid only for some QSPI usage
modes when the corresponding Virtual I/O Timings or Manual I/O Timings are
configured as described in the tables found in this section.
Table 5-64 and Table 5-65 Present Timing and Switching Characteristics for Quad SPI Interface.
Table 5-64. Switching Characteristics for QSPI
NO. PARAMETER DESCRIPTION
Q1 tc(SCLK)
Cycle time, sclk
MODE
Default Timing Mode,
Clock Mode 0
Default Timing Mode,
Clock Mode 3
MIN
11.71
MAX
20.8
UNIT
ns
ns
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797
Specifications 229