DRA790 Datasheet, PDF (418/436 Pages) Texas Instruments – Infotainment Applications Processor

DRA790, DRA791
DRA793, DRA797
SPRS968A – AUGUST 2016 – REVISED FEBRUARY 2017
DDR Address and Control Input Buffers
www.ti.com
Processor
Address and Control
Output Buffer
Address and Control
Terminator
Rtt
A1
A2
A3
AT
VTT
SPRS906_PCB_DDR3_13
Figure 7-49. ADDR_CTRL Topology for Two DDR3 Devices
7.7.2.15.2.2 CK and ADDR_CTRL Routing, Two DDR3 Devices
Figure 7-50 shows the CK routing for two DDR3 devices placed on the same side of the PCB. Figure 7-51
shows the corresponding ADDR_CTRL routing.
DDR_1V5
A2
A3
A2
A3
=
Rcp
AT
AT
Rcp
Cac
0.1 µF
SPRS906_PCB_DDR3_14
Figure 7-50. CK Routing for Two Single-Side DDR3 Devices
418 Applications, Implementation, and Layout
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797