|
DRA790 Datasheet, PDF (337/436 Pages) Texas Instruments – Infotainment Applications Processor | |||
|
◁ |
www.ti.com
DRA790, DRA791
DRA793, DRA797
SPRS968A â AUGUST 2016 â REVISED FEBRUARY 2017
⢠Interrupt generation when error location process completes:
â When the full page has been processed in page mode
â For each syndrome polynomial (checksum-like information) in continuous mode
For more information, see section Error Location Module (ELM) in chapter Memory Subsystem of the
device TRM.
6.7.4 OCMC
There is one on-chip memory controller (OCMC) in the device.
The OCM Controller supports the following features:
⢠L3_MAIN data interface:
â Used for maximum throughput performance
â 128-bit data bus width
â Burst supported
⢠L4 interface (OCMC_RAM only):
â Used for access to configuration registers
â 32-bit data bus width
â Only single accesses supported
â The L4 associated OCMC clock is two times lower than the L3 associated OCMC clock
⢠Error correction and detection:
â Single error correction and dual error detection
â 9-bit Hamming error correction code (ECC) calculated on 128-bit data word which is concatenated
with memory address bits
â Hamming distance of 4
â Enable/Disable mode control through a dedicated register
â Single bit error correction on a read transaction
â Exclusion of repeated addresses from correctable error address trace history
â ECC valid for all write transactions to an enabled region
â Sub-128-bit writes supported via read modify write
⢠ECC Error Status Reporting:
â Trace history buffer (FIFO) with depth of 4 for corrected error address
â Trace history buffer with depth of 4 for non correctable error address and also including double
error detection
â Interrupt generation for correctable and uncorrectable detected errors
⢠ECC Diagnostics Configuration:
â Counters for single error correction (SEC), double error detection (DED) and address error events
(AEE)
â Programmable threshold registers for exeptions associated with SEC, DED and AEE counters
â Register control for enabling and disabling of diagnostics
â Configuration registers and ECC status accessible through L4 interconnect
⢠Circular buffer for sliced based VIP frame transfers:
â Up to 12 programmable circular buffers mapped with unique virtual frame addresses
â On the fly (with no additional latency) address translation from virtual to OCMC circular buffer
memory space
â Virtual frame size up to 8 MiB and circular buffer size up to 1 MiB
â Error handling and reporting of illegal CBUF addressing
â Underflow and Overflow status reporting and error handling
â Last access read/write address history
Copyright © 2016â2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA790 DRA791 DRA793 DRA797
Detailed Description 337
|
▷ |