82870P2P64H2 Datasheet, PDF (140/217 Pages) –

Functional Description
R
Input Shift Register Assignments
Three pins control the serial stream: HPSIL#, HPSIC and HPSID. The P64H2 always scans in at
least eight bytes. The assignments are shown in Table 38.
Table 38. Shift Register Data
Bit
Byte 0
Byte 1
Byte 2
Byte 3
0
Slot A switch
(0 = closed)
Slot A fault#
(0 = fault)
Slot A PRSNT2#
Slot A PRSNT1#
1
Slot B switch
Slot B fault#
Slot B PRSNT2#
Slot B PRSNT1#
2
Slot C switch
Slot C fault#
Slot C PRSNT2#
Slot C PRSNT1#
3
Slot D switch
Slot D fault#
Slot D PRSNT2#
Slot D PRSNT1#
4
Slot E switch
Slot E fault#
Slot E PRSNT2#
Slot E PRSNT1#
5
Slot F switch
Slot F fault#
Slot F PRSNT2#
Slot F PRSNT1#
6
Stutter (not used)
Stutter (not used)
Stutter (not used)
Stutter (not used)
7
Stutter (not used)
Stutter (not used)
Stutter (not used)
Stutter (not used)
Bit
Byte 4
Byte 5
Byte 6
Byte 7
0
Slot A M66EN
Slot A PCIXCAP1
Slot A PCIXCAP2
User Defined Input
1
Slot B M66EN
Slot B PCIXCAP1
Slot B PCIXCAP2
User Defined Input
2
Slot C M66EN
Slot C PCIXCAP1
Slot C PCIXCAP2
User Defined Input
3
Slot D M66EN
Slot D PCIXCAP1
Slot D PCIXCAP2
User Defined Input
4
Slot E M66EN
Slot E PCIXCAP1
Slot E PCIXCAP2
User Defined Input
5
Slot F M66EN
Slot F PCIXCAP1
Slot F PCIXCAP2
User Defined Input
6
Stutter (not used)
Stutter (not used)
Stutter (not used)
Stutter (not used)
7
Stutter (not used)
Stutter (not used)
Stutter (not used)
Stutter (not used)
4.3.1.5
Serial Output Stream
Reading and writing the internal serial output control registers does not automatically initiate
output shifting. The shift output process is initiated by writing the SOGO bit in the MCNF
Register in memory space to 1. When this bit is set, it is not reset until the external shift registers
and latches are in their proper state. If the SOGO bit is written to 0 or 1 while the SOGO bit is set,
the write is ignored.
Although blinking of LEDs requires the use of the serial output logic, the operation of the SOGO
bit is unaffected by this. If an update for a blink was already in progress when the SOGO bit was
written, it may increase the amount of time that the SOGO bit remains set. The SOGO bit state
reflects only the state of software-originated shift output events and not those triggered by
hardware. Note that the OOB bit will reflect the state of the on/off state machine which controls
shift out events, regardless of whether they are hardware or software initiated events.
140
Intel^® 82870P2 P64H2 Datasheet