S912XHY128F0VLM Datasheet, PDF(57/802 Page) Freescale Semiconductor, Inc – S12 Microcontrollers

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

S912XHY128F0VLM Datasheet, PDF (57/802 Pages) Freescale Semiconductor, Inc – S12 Microcontrollers

◁

Device Overview MC9S12XHY-Family

Table 1-11. Interrupt Vector Locations (Sheet 2 of 3)

Vector Address(1)

Vector base + $C0

Vector base + $BE

to

Vector base + $BC

Vector base + $BA

Vector base + $B8

Vector base + $B6

Vector base + $B4

Vector base + $B2

Vector base + $B0

Vector base+ $AE

Vector base + $AC

Vector base+ $AA

Vector base+ $A8

Vector base+ $A6

Vector base + $A4

Vector base+ $A2

Vector base+ $A0

Vector base+ $9E

Vector base+ $9C

Vector base + $9A

Vector base+ $98

Vector base + $96

Vector base + $94

to

Vector base + $90

Vector base + $8E

Vector base+ $8C

Vector base + $8A

Vector base + $88

Vector base + $86

Vector base + $84

Vector base + $82

Vector base + $80

Vector base + $7E

Interrupt Source

IIC bus

CCR

Mask

I bit

Local Enable

IBCR(IBIE)

Reserved

FLASH Fault Detect

I bit

FLASH

I bit

CAN0 wake-up

I bit

CAN0 errors

I bit

CAN0 receive

I bit

CAN0 transmit

I bit

TIM1 timer channel 0

I bit

TIM1 timer channel 1

I bit

TIM1 timer channel 2

I bit

TIM1 timer channel 3

I bit

TIM1 timer channel 4

I bit

TIM1 timer channel 5

I bit

TIM1 timer channel 6

I bit

TIM1 timer channel 7

I bit

TIM1 timer overï¬ow

I bit

TIM1 Pulse accumulator A overï¬ow

I bit

TIM1 Pulse accumulator input edge

I bit

Reserved

Motor Control Timer Overï¬ow

I-Bit

FCNFG2 (SFDIE, DFDIE)

FCNFG (CCIE)

CANRIER (WUPIE)

CANRIER (CSCIE, OVRIE)

CANRIER (RXFIE)

CANTIER (TXEIE[2:0])

TIM1TIE (C0I)

TIM1TIE (C1I)

TIM1TIE (C2I)

TIM1TIE (C3I)

TIM1TIE (C4I)

TIM1TIE (C5I)

TIM1TIE (C6I)

TIM1TIE (C7I)

TIM1TSRC2 (TOF)

TIM1PACTL (PAOVI)

TIM1PACTL (PAI)

MCCTL1 (MCOCIE)

Reserved

Port T

I bit

PWM emergency shutdown

I bit

SSD0

I bit

SSD1

I bit

SSD2

I bit

SSD3

I bit

Reserved

Low-voltage interrupt (LVI)

I bit

Autonomous periodical interrupt (API) I bit

PIET (PIET7-PIET0)

PWMSDN (PWMIE)

MDC0CTL(MCZIE,AOVIE)

MDC1CTL(MCZIE,AOVIE)

MDC2CTL(MCZIE,AOVIE)

MDC3CTL(MCZIE,AOVIE)

VREGCTRL (LVIE)

VREGAPICTRL (APIE)

MC9S12XHY-Family Reference Manual, Rev. 1.01

Freescale Semiconductor

57

▷