TCI6630K2L Datasheet, PDF (84/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
www.ti.com
8 Broadcast Events from AIF2
12 Reserved Events
57 Shared Primary Events
19 Unique Primary Events
18 Secondary Events
26 QMSS q_pend Events
9 QMSS q_pend Events
32 QMSS lo Events
402 Common Events
CIC0
19 Unique Primary Events
18 Secondary Events
19 Unique Primary Events
18 Secondary Events
19 Unique Primary Events
18 Secondary Events
20 Broadcast Events from CIC0
C66x
CorePac0
C66x
CorePac1
C66x
CorePac2
C66x
CorePac3
39 QMSS q_pend Events
8 Shared Events
32 QMSS_1 hi Events
32 QMSS_2 hi Events
357 Common Events
19 Reserved Events
Peripherals
CIC2
56 Primary Events
8 Secondary Events
44 Primary Events
20 Secondary Events
56 Primary Events
8 Secondary Events
36
480 SPI Events
EDMA3
CC0
EDMA3
CC1
EDMA3
CC2
ARM
INTC
6630
Figure 7-5. Interrupt Topology
Table 7-22 shows the mapping of primary events to C66x Corepac
EVENT NO.
0
1
2
3
4
5
6
7
8
9
10
11
12
Table 7-22. System Event Mapping — C66x CorePac Primary Interrupts
EVENT NAME
EVT0
EVT1
EVT2
EVT3
TETB_HFULLINTN
TETB_FULLINTN
TETB_ACQINTN
TETB_OVFLINTN
TETB_UNFLINTN
EMU_DTDMA
MSMC_MPF_ERRORN
EMU_RTDXRX
EMU_RTDXTX
DESCRIPTION
Event combiner 0 output
Event combiner 1 output
Event combiner 2 output
Event combiner 3 output
TETB is half full
TETB is full
TETB Acquisition complete interrupt
TETB Overflow condition interrupt
TETB Underflow condition interrupt
Emulation interrupt for host scan, DTDMA transfer complete and AET
Memory protection fault indicators for system master PrivID = 0 (C66x
CorePac)
Reserved
Reserved
84
Memory, Interrupts, and EDMA for TCI6630K2L
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L