TCI6630K2L Datasheet, PDF (267/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

www.ti.com
SPICLK
SPIDOUT
SPIDIN
TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
1
2
3
4
MO(0)
78
MI(0)
5
MO(1)
MI(1)
MASTER MODE
POLARITY = 0 PHASE = 0
6
MO(n−1)
MI(n−1)
MO(n)
MI(n)
SPICLK
SPIDOUT
SPIDIN
4
MO(0)
78
MI(0)
5
6
MO(1)
MI(1)
MASTER MODE
POLARITY = 0 PHASE = 1
MO(n−1)
MI(n−1)
MO(n)
MI(n)
SPICLK
SPIDOUT
SPIDIN
4
5
MO(0)
7
8
MI(0)
MO(1)
MI(1)
MASTER MODE
POLARITY = 1 PHASE = 0
6
MO(n−1)
MI(n−1)
MO(n)
MI(n)
SPICLK
SPIDOUT
SPIDIN
4
MO(0)
78
MI(0)
5
6
MO(1)
MI(1)
MASTER MODE
POLARITY = 1 PHASE = 1
MO(n−1)
MO(n)
MI(n−1)
MI(n)
Figure 11-47. SPI Master Mode Timing Diagrams — Base Timings for 3-Pin Mode
SPICLK
SPIDOUT
SPIDIN
SPISCSx
MASTER MODE 4 PIN WITH CHIP SELECT
19
20
MO(0)
MI(0)
MO(1)
MI(1)
MO(n−1)
MI(n−1)
MO(n)
MI(n)
Figure 11-48. SPI Additional Timings for 4-Pin Master Mode with Chip Select Option
Copyright © 2013–2015, Texas Instruments Incorporated
TCI6630K2L Peripheral Information and Electrical Specifications 267
Submit Documentation Feedback
Product Folder Links: TCI6630K2L