TCI6630K2L Datasheet, PDF (136/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
EVENT NO.
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
Table 7-34. EDMA3CC2 Events for TCI6630K2L (continued)
EVENT NAME
IQNET_ATEVT21
IQNET_ATEVT22
IQNET_ATEVT23
TAC_DEVT0
TAC_DEVT1
GPIO_INT0
GPIO_INT1
GPIO_INT2
GPIO_INT3
GPIO_INT4
GPIO_INT5
GPIO_INT6
GPIO_INT7
TCP3D_0_REVT0
TCP3D_0_REVT1
TCP3D_1_REVT0
TCP3D_1_REVT1
CIC_2_OUT48
TAC_INT
UART_0_URXEVT
UART_0_UTXEVT
CIC_2_OUT22
CIC_2_OUT23
CIC_2_OUT24
CIC_2_OUT25
CIC_2_OUT26
CIC_2_OUT27
UART_2_URXEVT
SPI_0_XEVT
SPI_0_REVT
VCP_0_REVT0
VCP_0_XEVT0
VCP_0_REVT1
VCP_0_XEVT1
VCP_0_REVT2
VCP_0_XEVT2
VCP_0_REVT3
VCP_0_XEVT3
RAC_INT
UART_2_UTXEVT
UART_3_URXEVT
UART_3_UTXEVT
BCP_INT0
DESCRIPTION
IQNET timer event
IQNET timer
IQNET timer
TAC debug
TAC debug
GPIO interrupt
GPIO interrupt
GPIO interrupt
GPIO interrupt
GPIO interrupt
GPIO interrupt
GPIO interrupt
GPIO interrupt
TCP3d event
TCP3d event
TCP3d event
TCP3d event
CIC2 Interrupt Controller output
TAC interrupt
UART0 receive event
UART0 transmit event
CIC2 Interrupt Controller output
CIC2 Interrupt Controller output
CIC2 Interrupt Controller output
CIC2 Interrupt Controller output
CIC2 Interrupt Controller output
CIC2 Interrupt Controller output
UART2 receive event
SPI0 receive event
SPI0 transmit event
VCP receive event
VCP transmit event
VCP receive event
VCP transmit event
VCP receive event
VCP transmit event
VCP receive event
VCP transmit event
RAC interrupt
UART2 transmit event
UART3 receive event
UART0 transmit event
BCP interrupt
www.ti.com
136 Memory, Interrupts, and EDMA for TCI6630K2L
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L