TCI6630K2L Datasheet, PDF (272/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
www.ti.com
11.19 SGMII Management Data Input/Output (MDIO)
The management data input/output (MDIO) module implements the 802.3 serial management interface to
interrogate and control up to 32 Ethernet PHY(s) connected to the device, using a shared two-wire bus.
Application software uses the MDIO module to configure the auto-negotiation parameters of each PHY
attached to the EMAC, retrieve the negotiation results, and configure required parameters in the gigabit
Ethernet (GbE) switch subsystem for correct operation. The module allows almost transparent operation of
the MDIO interface, with very little attention from the C66x CorePac. For more information, see the Gigabit
Ethernet (GbE) Switch Subsystem (1 GB) User's Guide (SPRUGV9).
(see Figure 11-56)
NO.
1 tc(MDCLK)
2 tw(MDCLKH)
3 tw(MDCLKL)
4 tsu(MDIO-MDCLKH)
5 th(MDCLKH-MDIO)
tt(MDCLK)
Table 11-58. MDIO Timing Requirements
Cycle time, MDCLK
Pulse duration, MDCLK high
Pulse duration, MDCLK low
Setup time, MDIO data input valid before MDCLK high
Hold time, MDIO data input valid after MDCLK high
Transition time, MDCLK
MIN
MAX UNIT
400
ns
180
ns
180
ns
10
ns
10
ns
5
ns
1
MDCLK
MDIO
(Input)
2
3
4
5
Figure 11-56. MDIO Input Timing
Table 11-59. MDIO Switching Characteristics
(see Figure 11-57)
NO.
PARAMETER
MIN
6
td(MDCLKH-MDIO) Delay time, MDCLK high to MDIO data output valid
10
7
th(MDCLKH-MDIO) Hold time, MDIO data output valid after MDCLK high
10
8
td(MDCLKH-MDIO) Delay time, MDCLK high to MDIO Hi-Z
10
MAX
300
300
UNIT
ns
ns
ns
MDCLK
MDIO
(Ouput)
1
7
7
6
8
Figure 11-57. MDIO Output Timing
272 TCI6630K2L Peripheral Information and Electrical Specifications
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L