TCI6630K2L Datasheet, PDF (149/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

www.ti.com
From TeraNet_3P_A
6630
TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
TNet_3P_N
CPU/3
TNet_3P_D
CPU/3
TNet_3P_F
CPU/3
TNet_3P_E
CPU/3
TNet_3P_G
CPU/3
MPU_11
To TeraNet_6P_B
Figure 8-6. TeraNet 3P_B
S
CP_T0-T8
(MSMC)
S ^{CP_T (´ 23)}
S
TAC
S ^{BCP CFG}
S ^TCP3d_0
S ^TCP3d_1
S ^VCP2_0
S ^VCP2_1
S ^VCP2_2
S ^VCP2_3
S ^FFTC_0
S ^FFTC_1
Bridge 20
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L
System Interconnect 149