TCI6630K2L Datasheet, PDF (207/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

www.ti.com
TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
Table 9-66. USB_PHY_CTL1 Register Field Descriptions (continued)
Bit
Field
2
PIPE_ALT_CLK_SEL
Description
Alternate Clock Source Select.
Selects the alternate clock sources instead of the internal MPLL outputs for the PCS clocks.
• 1 = Uses alternate clocks.
• 0 = Users internal MPLL clocks.
1
PIPE_ALT_CLK_REQ
Change only during a reset.
Alternate Clock Source Request.
0
PIPE_ALT_CLK_EN
Indicates that the alternate clocks are needed by the slave PCS (that is, to boot the master
MPLL). Connect to the alt_clk_en on the master.
Alternate Clock Enable.
Enables the ref_pcs_clk and ref_pipe_pclk output clocks (if necessary, powers up the MPLL).
Figure 9-52. USB_PHY_CTL2 Register
31
30
29
27
26
23
22
21
Reserved
PHY_PC_LOS_BIAS
PHY_PC_TXVREFTUNE
PHY_PC_TXRISETUNE
R-0
R/W-101
R/W-1000
R/W-01
20
19
18
17
16
15
14
PHY_PC_TXRESTUNE
PHY_PC_
TXPREEMPPULSETUNE
PHY_PC_TXPREEMPAMPTUNE
PHY_PC_
TXHSXVTUNE
R/W-01
R/W-0
R/W-00
R/W-11
13
10
9
7
6
4
3
2
0
PHY_PC_TXFSLSTUNE
PHY_PC_SQRXTUNE
PHY_PC_OTGTUNE
Reserved
PHY_PC_
COMPDISTUNE
R/W-0011
R/W-011
R/W-100
R-0
R/W-100
Legend: R = Read only; R/W = Read/Write, -n = value after reset
Bit
31-30
29-27
26-23
22-21
20-19
Table 9-67. USB_PHY_CTL2 Register Field Descriptions
Field
Reserved
PHY_PC_LOS_BIAS
Description
Reserved
Loss-of-Signal Detector Threshold Level Control.
Sets the LOS detection threshold level.
• +1 = results in a +15 mVp incremental change in the LOS threshold.
• -1 = results in a -15 mVp incremental change in the LOS threshold.
PHY_PC_TXVREFTUNE
Note: the 000b setting is reserved and must not be used.
HS DC Voltage Level Adjustment.
PHY_PC_TXRISETUNE
Adjusts the high-speed DC level voltage.
• +1 = results in a +1.25% incremental change in high-speed DC voltage level.
• -1 = results in a -1.25% incremental change in high-speed DC voltage level.
HS Transmitter Rise/Fall TIme Adjustment.
PHY_PC_TXRESTUNE
Adjusts the rise/fall times of the high-speed waveform.
• +1 = results in a -4% incremental change in the HS rise/fall time.
• -1 = results in a +4% incremental change in the HS rise/fall time.
USB Source Impedance Adjustment.
Some applications require additional devices to be added on the USB, such as a series
switch, which can add significant series resistance. This bus adjusts the driver source
impedance to compensate for added series resistance on the USB.
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L
Device Boot and Configuration 207