TCI6630K2L Datasheet, PDF (169/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

www.ti.com
TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
BYTE OFFSET
20
Table 9-14. Boot Parameter Table Common Parameters (continued)
NAME
Boot Master
DESCRIPTION
Set to TRUE if C66x is the master core.
9.1.2.4.1 EMIF16 Boot Parameter Table
Table 9-15. EMIF16 Boot Parameter Table
BYTE
OFFS
ET
22
24
26
28
30
32
34
36
38
NAME
Options
Type
Branch Address
MSW
Branch Address LSW
Chip Select
Memory Width
Wait Enable
Async Config MSW
Async Config LSW
DESCRIPTION
Async Config Parameters are used.
• 0 = Value in the async config paramters are not used to program async
config registers.
• 1 = Value in the async config paramters are used to program async config
registers.
Set to 0 for EMIF16 (NOR) boot
Most significant bit for Branch address (depends on chip select)
Least significant bit for Branch address (depends on chip select)
Chip Select for the NOR flash
Memory width of the Emif16 bus (16 bits)
Extended wait mode enabled
• 0 = Wait enable is disabled
• 1 = Wait enable is enabled
Async Config Register MSW
Async Config Register LSW
CONFIGURED
THROUGH BOOT
CONFIGURATION PINS
NO
NO
YES
YES
YES
YES
YES
NO
NO
9.1.2.4.2 Ethernet Boot Parameter Table
BYTE
OFFSET
22
NAME
Options
24
MAC High
26
MAC Med
28
MAC Low
30
Multi MAC High
Table 9-16. Ethernet Boot Parameter Table
DESCRIPTION
Bits 02 - 00 Interface
• 000 - 100 = Reserved
• 101 = SGMII
• 110 = Reserved
• 111 = Reserved
Bits 03 HD
• 0 = Half Duplex
• 1 = Full Duplex
Bit 4 Skip TX
• 0 = Send Ethernet Ready Frame every 3 seconds
• 1 = Don't send Ethernet Ready Frame
Bits 06 - 05 Initialize Config
• 00 = Switch, SerDes, SGMII and PASS are configured
• 01 = Initialization is not done for the peripherals that are already
enabled and running.
• 10 = Reserved
• 11 = None of the Ethernet system is configured.
Bits 15 - 07 Reserved
The 16 MSBs of the MAC address to receive during boot
The 16 middle bits of the MAC address to receive during boot
The 16 LSBs of the MAC address to receive during boot
The 16 MSBs of the multi-cast MAC address to receive during boot
CONFIGURED
THROUGH BOOT
CONFIGURATION PINS
NO
NO
NO
NO
NO
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L
Device Boot and Configuration 169