TCI6630K2L Datasheet, PDF (78/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
www.ti.com
Table 7-13. MPU12-MPU15 Programmable Range n Start Address Register (PROGn_MPSAR) Reset
Values (continued)
REGISTER
PROG10_MPSAR
PROG11_MPSAR
PROG12_MPSAR
PROG13_MPSAR
PROG14_MPSAR
PROG15_MPSAR
MPU12
N/A
N/A
N/A
N/A
N/A
N/A
MPU13
N/A
N/A
N/A
N/A
N/A
N/A
MPU14
N/A
N/A
N/A
N/A
N/A
N/A
MPU15
N/A
N/A
N/A
N/A
N/A
N/A
7.2.1.3 Programmable Range n - End Address Register (PROGn_MPEAR)
The programmable address end register holds the end address for the range. This register is writeable by
a supervisor entity only. If NS = 0 (non-secure mode) in the associated MPPAR register then the register
is also writeable only by a secure entity.
The end address must be aligned on a page boundary. The size of the page depends on the MPU
number. The page size for MPU1 is 1K byte and for MPU2 it is 64K bytes. The size of the page
determines the width of the address field in MPSAR and MPEAR.
Figure 7-3. Programmable Range n End Address Register (PROGn_MPEAR)
31
END_ADDR
R/W
Legend: R = Read only; R/W = Read/Write
10
9
0
Reserved
R
Bit
31-10
9-0
Table 7-14. Programmable Range n End Address Register Field Descriptions
Field
END_ADDR
Reserved
Description
End address for range n
Reserved. Always read as 3FFh.
Table 7-15. MPU0-MPU5 Programmable Range n End Address Register (PROGn_MPEAR) Reset Values
REGISTER
PROG0_MPEAR
PROG1_MPEAR
PROG2_MPEAR
PROG3_MPEAR
PROG4_MPEAR
PROG5_MPEAR
PROG6_MPEAR
PROG7_MPEAR
PROG8_MPEAR
PROG9_MPEAR
PROG10_MPEAR
PROG11_MPEAR
PROG12_MPEAR
PROG13_MPEAR
PROG14_MPEAR
PROG15_MPEAR
MPU0
0x01DF_FFFF
0x01F7_FFFF
0x02FF_FFFF
0x020B_FFFF
0x020F_FFFF
0x021C_83FF
0x021D_C0FF
0x021F_C7FF
0x0234_C0FF
0x0255_FFFF
0x025F_FFFF
Reserved
0x029F_FFFF
0x01E8_07FF
0x01E8_43FF
0x01E7_FFFF
MPU1
0x23A0_1FFF
0x23A0_5FFF
0x23A0_67FF
0x23A0_6FFF
0x23A0_7FFF
0x23A0_BFFF
0x23A0_DFFF
0x23A0_EFFF
0x23A0_F7FF
0x23A0_FFFF
0x23A1_BFFF
0x23A3_FFFF
0x23A7_FFFF
0x23AF_FFFF
0x23B7_FFFF
0x23BF_FFFF
MPU2
0x02A0_00FF
0x02A0_3FFF
0x02A0_63FF
0x02A0_6FFF
0x02A0_73FF
0x02A0_9FFF
0x02A0_CFFF
0x02A0_E7FF
0x02A0_F7FF
0x02A0_FFFF
0x02A1_1FFF
0x02A2_5FFF
0x02A5_FFFF
0x02A9_FFFF
0x02AD_FFFF
0x02AF_FFFF
MPU3
0x027C_03FF
Reserved
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
MPU4
0x0215_FFFF
0x01FD_FFFF
Reserved
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
MPU5
0x02A0_4FFF
0x02A0_5FFF
0x02A0_67FF
0x02A0_7FFF
0x02A0_BFFF
0x02A0_DFFF
0x02A0_E7FF
0x02A0_F7FF
0x02A0_FFFF
0x02A1_7FFF
0x02A1_FFFF
0x02A3_FFFF
0x02A7_FFFF
0x02AB_FFFF
0x02B7_FFFF
0x02BF_FFFF
78
Memory, Interrupts, and EDMA for TCI6630K2L
Copyright © 2013–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TCI6630K2L