TCI6630K2L Datasheet, PDF (172/298 Pages) Texas Instruments – Multicore DSP+ARM KeyStone II System-on-Chip

TCI6630K2L
SPRS893E – MAY 2013 – REVISED JANUARY 2015
www.ti.com
9.1.2.4.5 SPI Boot Parameter Table
BYTE
OFFSET
22
24
26
28
30
32
34
36
38
40
42
44
Table 9-19. SPI Boot Parameter Table
NAME
DESCRIPTION
Options
Bits 01 & 00 Modes
• 00 = Load a boot parameter table from the SPI (Default mode)
• 01 = Load boot records from the SPI (boot tables)
• 10 = Load boot config records from the SPI (boot config tables)
• 11 = Load GP header blob
Bits 15- 02= Reserved
Address Width
The number of bytes in the SPI device address. Can be 16 or 24 bit
NPin
The operational mode, 4 or 5 pin
Chipsel
The chip select used (valid in 4 pin mode only). Can be 0-3.
Mode
Standard SPI mode (0-3)
C2Delay
Setup time between chip assert and transaction
Bus Freq, 100kHz
The SPI bus frequency in kHz.
Read Addr MSW
The first address to read from, MSW (valid for 24 bit address width only)
Read Addr LSW
The first address to read from, LSW
Next Chip Select
Next Chip Select to be used (Used only in boot Config mode)
Next Read Addr MSW The Next read address (used in boot config mode only)
Next Read Addr LSW The Next read address (used in boot config mode only)
CONFIGURED
THROUGH BOOT
CONFIGURATION PINS
NO
YES
YES
YES
YES
NO
NO
YES
YES
NO
NO
NO
9.1.2.4.6 UART Boot Parameter Table
BYTE
OFFSET
22
24
26
28
30
32
34
36
38
40
42
Table 9-20. UART Boot Parameter Table
NAME
DESCRIPTION
Reserved
None
Data Format
Bits 00 Data Format
• 0 = Data Format is BLOB
• 1 = Data Format is Boot Table
Bits 15 - 01 Reserved
Protocol
Bits 00 Protocol
• 0 = Xmodem Protocol
• 1 = Reserved
Bits 15 - 01 Reserved
Initial NACK Count Number of NACK pings to be sent before giving up
Max Err Count
Maximum number of consecutive receive errors acceptable.
NACK Timeout
Time (msecs) waiting for NACK/ACK.
Character Timeout Time Period between characters
nDatabits
Number of bits supported for data. Only 8 bits is supported.
Parity
Bits 01 - 00 Parity
• 00 = No Parity
• 01 = Odd parity
• 10 = Even Parity
Bits 15 - 02 Reserved
nStopBitsx2
Number of stop bits times two. Valid values are 2 (stop bits = 1), 3 (Stop
Bits = 1.5), 4 (Stop Bits = 2)
Over sample factor The over sample factor. Only 13 and 16 are valid.
CONFIGURED THROUGH
BOOT CONFIGURATION
PINS
NA
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
172 Device Boot and Configuration
Submit Documentation Feedback
Product Folder Links: TCI6630K2L
Copyright © 2013–2015, Texas Instruments Incorporated