 English |
|
|
|
|
|
|
|
| SH7052 Datasheet, PDF (867/919 Pages) Renesas Technology Corp – SuperHTM RISC engine | |||
| |||
| ◁ |
CK
(Branch trace)
AUDCK (input)
(RAM monitor)
AUDRST
AUDMD
tcyc
tRMCYC
tAUDRSTW
tAUDMDS
AUDCK
(output)
AUDATA3 to 0
(output)
AUDSYNC
(output)
Figure 24.20 AUD Reset Timing
tBTCKW
tBTCYC
tBTDD
tBTDH
tBTSD
tBTSH
Figure 24.21 Branch Trace Mode Timing
841
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese