English
Language : 

SH7052 Datasheet, PDF (202/919 Pages) Renesas Technology Corp – SuperHTM RISC engine
Table 10.1 lists the functions of the ATU-II.
Table 10.1 ATU-II Functions
Item
Channel 0
Channel 1
Channel 2
Channels 3 to 5
Counter
configu-
ration
Clock
sources
φ to φ/32
(φ to φ/32) × (1/2n)
(n = 0 to 5)
TCLKA, TCLKB
(φ to φ/32) × (1/2n)
(n = 0 to 5)
TCLKA, TCLKB
(φ to φ/32) × (1/2n)
(n = 0 to 5)
TCLKA, TCLKB
Counters TCNT0H, TCNT0L TCNT1A, TCNT1B TCNT2A, TCNT2B TCNT3 to 5
General —
registers
GR1A to H
GR2A to H
GR3A to D,
GR4A to D,
GR5A to D
Dedicated ICR0AH, ICR0AL, OSBR1
OSBR2
—
input
ICR0BH, ICR0BL,
capture ICR0CH, ICR0CL,
ICR0DH, ICR0DL
Dedicated —
output
compare
OCR1
OCR2A to 2H
—
PWM
—
—
—
Duty: GR3A to C,
output
GR4A to C,
GR5A to C
Cycle: GR3D, GR4D,
GR5D
Input pins
TI0A to D
—
—
—
I/O pins
—
TIO1A to H
TIO2A to H
TIO3A to D,
TIO4A to D,
TIO5A to D
Output pins
—
—
—
—
Counter clearing
—
—
—
O
function
Interrupt sources
6 sources
9 sources
9 sources
15 sources
Interval × 1,
input capture × 4,
overflow × 1
Dual input capture/ Dual input capture/ Dual input capture/
compare-match × 8, compare-match × 8, compare-match × 12,
overflow × 1
overflow × 1*
overflow × 3
(* Same vector)
Inter-channel and
inter-module
connection signals
A/D converter
Compare-match Compare-match Channel 9 compare-
activation by interval signal trigger output signal trigger output match signal input to
interrupt request, to channel 8
to channel 8
capture trigger
DMAC activation by one-shot pulse
one-shot pulse
(Channel 3 only)
input capture
output down-counter output down-counter
interrupt, channel 10 Channel 10 compare- Channel 10 compare-
compare-match
match signal counter match signal counter
signal capture trigger clear input
clear input
input
176