|
SH7052 Datasheet, PDF (622/919 Pages) Renesas Technology Corp – SuperHTM RISC engine | |||
|
◁ |
If another branch occurs during branch destination address output, the later branch has priority for
output. In this case, AUDSYNC is negated and the AUDATA pins output the address after
outputting 10xx again (figure 17.3 shows an example of the output when consecutive branches
occur). Note that the compared address is the previous fully output address, and not an interrupted
address (since the upper address of an interrupted address will be unknown).
The interval from the start of execution at the branch destination address in the PC until the
AUDATA pins output 10xx is 1.5 or 2 AUDCK cycles.
Start of execution at branch destination address in PC
AUDCK
AUDSYNC
AUDATA [3:0] 0011 0011 1011 A3âA0 A7âA4 A11âA8 A15âA12 A19âA16 A23âA20 A27âA24 A31âA28 0011
Figure 17.2 Example of Data Output (32-Bit Output)
Start of execution at branch destination address in PC (1)
Start of execution at branch destination address in PC (2)
AUDCK
AUDSYNC
AUDATA [3:0] 0011 0011 1011 A3âA0 A7âA4 1010 A3âA0 A7âA4 A11âA8 A15âA12 0011 0011
Figure 17.3 Example of Output in Case of Successive Branches
596
|
▷ |