English
Language : 

SH7619 Datasheet, PDF (491/836 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7619 Series
Section 16 Serial I/O with FIFO (SIOF)
16.3.5 Transmit Control Data Register (SITCR)
SITCR is a 32-bit readable/writable register that specifies transmit control data of the SIOF.
SITCR can be specified only when the FL3 to FL0 bits in SIMDR are specified as 1xxx (x: Don't
care.).
SITCR is initialized in module stop mode.
Initial
Bit
Bit Name Value R/W Description
31 to 16 SITC0
All 0
15 to 0
R/W Control Channel 0 Transmit Data
Specify data to be output from the SIOFTxD pin as
control channel 0 transmit data. The position of the
control channel 0 data in the transmit or receive frame
is specified by the CD0A bit in SICDAR.
• These bits are valid only when the CD0E bit in
SICDAR is set to 1.
15 to 0 SITC1
All 0
15 to 0
R/W Control Channel 1 Transmit Data
Specify data to be output from the SIOFTxD pin as
control channel 1 transmit data. The position of the
control channel 1 data in the transmit or receive frame
is specified by the CD1A bit in SICDAR.
• These bits are valid only when the CD1E bit in
SICDAR is set to 1.
Rev. 5.00 Mar. 15, 2007 Page 453 of 794
REJ09B0237-0500