English
Language : 

SH7619 Datasheet, PDF (47/836 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7619 Series
Section 1 Overview
1.4 Pin Functions
Table 1.2 Pin Functions
Classifi-
cation Abbr.
I/O Pin Name Description
Power Vcc
supply
Input
Power Supply Power supply for the internal logic of this LSI. All the Vcc pins
must be connected to the system power supply. This LSI
does not operate correctly if there is a pin left open.
Vss
Input Ground
Ground pins. All the Vss pins must be connected to the
system power supply (0 V). This LSI does not operate
correctly if there is a pin left open.
VccQ
Input
Power Supply Power supply for input/output pins. All the VccQ pins must be
connected to the system power supply. This LSI does not
operate correctly if there is a pin left open.
VssQ
Input Ground
Ground pins. All the VssQ pins must be connected to the
system power supply (0 V). This LSI does not operate
correctly if there is a pin left open.
Clock
Vcc (PLL1) Input Power Supply Power supply pin for the on-chip PLL1 oscillator
for PLL1
Vss (PLL1) Input Ground for
PLL1
Ground pin for the on-chip PLL1 oscillator
Vcc (PLL2) Input Power Supply Power supply pin for the on-chip PLL2 oscillator
for PLL2
Vss (PLL2) Input Ground for
PLL2
Ground pin for the on-chip PLL2 oscillator
EXTAL
Input
External Clock Connects to a crystal resonator. An external clock is also
input on this pin. For details on connection of an external
clock, see section 8, Clock Pulse Generator (CPG).
XTAL
Output Crystal
Connects to a crystal resonator.
CKIO
Output System Clock Supplies the system clock to external devices.
Operating MD5,
Input
mode
MD3 to MD0
control
System
control
RES
Input
Mode Setting
Power-On
Reset
These pins set operating mode. The signal levels of these
pins must not be changed during operation.
Pins MD2 to MD0 are used for setting clock mode, pin MD3 is
for setting bus width mode for area 0, and pin MD5 is for
setting endian.
This LSI enters the power-on reset state when this signal
goes low.
Rev. 5.00 Mar. 15, 2007 Page 9 of 794
REJ09B0237-0500