MC912D60ACPVE8 Datasheet, PDF (403/460 Pages) Freescale Semiconductor, Inc – MC68HC912D60A MC68HC912D60C MC68HC912D60P Technical Data

Development Support
TAGHI signal shares a pin with the BKGD signal. Tagging information is
latched on the falling edge of ECLK.
Table 19-12 shows the functions of the two tagging pins. The pins
operate independently - the state of one pin does not affect the function
of the other. The presence of logic level zero on either pin at the fall of
ECLK performs the indicated function. Tagging is allowed in all modes.
Tagging is disabled when BDM becomes active and BDM serial
commands are not processed while tagging is active.
Table 19-12. Tag Pin Function
TAGHI
1
1
0
0
TAGLO
1
0
1
0
Tag
no tag
low byte
high byte
both bytes
The tag follows program information as it advances through the queue.
When a tagged instruction reaches the head of the queue, the CPU
enters active background debugging mode rather than execute the
instruction.
Technical Data
403
Development Support
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor