MC912D60ACPVE8 Datasheet, PDF (165/460 Pages) Freescale Semiconductor, Inc – MC68HC912D60A MC68HC912D60C MC68HC912D60P Technical Data

Clock Functions
Clock Divider Chains
MCLK
TEN
REGISTER: TMSK2
BITS: PR2, PR1, PR0
0:0:0
÷2
0:0:1
MCEN
÷4
REGISTER: MCCTL
BITS: MCPR1, MCPR0
0:0
0:1
MODULUS
DOWN
COUNTER
÷2
0:1:0
÷2
0:1:1
÷2
1:0:0
÷2
1:0:1
÷2
1:1:0
÷2
1:1:1
PORT T7
PAEN
Prescaled MCLK
÷2
1:0
÷2
1:1
REGISTER: PACTL
BITS: PAEN, CLK1, CLK0
0:x:x
1:0:0
1:0:1
GATE
LOGIC _PAMOD
PULSE ACC
LOW BYTE
1:1:0
PACLK/256
1:1:1
PACLK/65536
(PAOV)
PACLK
PULSE ACC
HIGH BYTE
TO TIMER
MAIN
COUNTER
(TCNT)
Figure 11-8. Clock Chain for ECT
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
Clock Functions
Technical Data
165