MC912D60ACPVE8 Datasheet, PDF (251/460 Pages) Freescale Semiconductor, Inc – MC68HC912D60A MC68HC912D60C MC68HC912D60P Technical Data

Enhanced Capture Timer
Timer Registers
BIT 7
6
5
4
3
2
1
BIT 0
0
0
0
0
0
0
DLY1
DLY0
RESET:
0
0
0
0
0
0
0
0
DLYCT — Delay Counter Control Register
$00A9
Read: any time
Write: any time
If enabled, after detection of a valid edge on input capture pin, the delay
counter counts the pre-selected number of M clock (module clock)
cycles, then it will generate a pulse on its output. The pulse is generated
only if the level of input signal, after the preset delay, is the opposite of
the level before the transition.This will avoid reaction to narrow input
pulses.
After counting, the counter will be cleared automatically.
Delay between two active edges of the input signal period should be
longer than the selected counter delay.
DLYx — Delay Counter Select
DLY1
0
0
1
1
DLY0
0
1
0
1
Delay
Disabled (bypassed)
256 M clock cycles
512 M clock cycles
1024 M clock cycles
BIT 7
6
5
NOVW7 NOVW6 NOVW5
RESET:
0
0
0
ICOVW — Input Control Overwrite Register
4
NOVW4
0
3
NOVW3
0
2
NOVW2
0
1
NOVW1
0
BIT 0
NOVW0
0
Read: any time
Write: any time
$00AA
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
Enhanced Capture Timer
Technical Data
251