MC912D60ACPVE8 Datasheet, PDF (387/460 Pages) Freescale Semiconductor, Inc – MC68HC912D60A MC68HC912D60C MC68HC912D60P Technical Data

Development Support
Background Debug Mode
program other bits of the SHADOW byte (location $0FC0);
otherwise some regular EEPROM array locations will not be
visible. At the next reset, the SHADOW byte is loaded into the
EEMCR register. NOBDML bit in EEMCR will be cleared and BDM
will not be operational.
4. Protect the SHADOW byte by setting SHPROT bit in EEPROT
register.
19.4.4.2 Disabling BDM lockout
Disabling the BDM lockout is only possible in special modes
(SMODN=0) except in special single chip mode. Follow the same steps
as for enabling the BDM lockout, but erase the SHADOW byte.
At the next reset, the SHADOW byte is loaded into the EEMCR register.
NOBDML bit in EEMCR will be set and BDM becomes operational.
NOTE: When the BDM lockout is enabled it is not possible to run code from the
reset vector in special single chip mode.
19.4.5 BDM Registers
Seven BDM registers are mapped into the standard 64-Kbyte address
space when BDM is active. Mapping is shown in Table 19-4.
Table 19-4. BDM registers
Address
$FF00
$FF01
$FF02 - $FF03
$FF04 - $FF05
$FF06
Register
BDM Instruction Register
BDM Status Register
BDM Shift Register
BDM Address Register
BDM CCR Holding Register
• The INSTRUCTION register content is determined by the type of
background command being executed.
• The STATUS register indicates BDM operating conditions.
• The SHIFT register contains data being received or transmitted
via the serial interface.
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
Development Support
Technical Data
387