MC912D60ACPVE8 Datasheet, PDF (401/460 Pages) Freescale Semiconductor, Inc – MC68HC912D60A MC68HC912D60C MC68HC912D60P Technical Data

Development Support
Breakpoints
Table 19-11. Breakpoint Read/Write Control
BK1RWE
–
–
–
0
1
1
BK1RW
–
–
–
X
0
1
BK0RWE
0
1
1
–
–
–
BK0RW
X
0
1
–
–
–
Read/Write Selected
R/W is don’t care for full mode or dual mode BKP0
R/W is write for full mode or dual mode BKP0
R/W is read for full mode or dual mode BKP0
R/W is don’t care for dual mode BKP1
R/W is write for dual mode BKP1
R/W is read for dual mode BKP1
Bit 7
6
5
4
3
2
Bit 15
14
13
12
11
10
RESET:
0
0
0
0
0
0
BRKAH — Breakpoint Address Register, High Byte
1
Bit 0
9
Bit 8
0
0
$0022
These bits are used to compare against the most significant byte of the
address bus.
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
RESET:
0
0
0
0
0
0
0
0
BRKAL — Breakpoint Address Register, Low Byte
$0023
These bits are used to compare against the least significant byte of the
address bus. These bits may be excluded from being used in the match
if BK0ALE = 0.
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
Development Support
Technical Data
401