XR72L52 Datasheet, PDF (81/480 Pages) Exar Corporation – TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

xr
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L52
REV. 1.0.1
coming E3 frames with a consistent Timing Marker value. The user makes this selection by writing the appro-
priate value to Bit 3 (RxTMarkAlgo) within the Rx E3 Configuration/Status Register 1 (Address = 0x10).
Bit 0 - RxFERF (Far End Receive Failure)
This Read-Only bit-field indicates whether or not the Receive DS3/E3 Framer block is experiencing an FERF
(Far-End-Receive-Failure) condition. The Receive DS3/E3 Framer block will declare a FERF condition, if it
has received a user-selectable number of consecutive E3 frames, with the FERF bit-field (within the MA byte)
set to "1". This user-selectable number is either 3 or 5 E3 frames. Conversely, the Receive E3 Framer will ne-
gate the FERF declaration, if it has received this user-selectable number of consecutive E3 frames, with the
FERF bit-field set to "0".
If this bit-field is set to "1", then the Receive DS3/E3 Framer block has declared an FERF condition. If this bit-
field is set to "0", then the Receive DS3/E3 Framer block has not declared an FERF condition.
NOTE: See Section 6.1.1.4, for a more detailed discussion on the meaning of the FERF bit-field, within the E3 frame.
2.3.3.3 Receive E3 Interrupt Enable Register 1 (E3, ITU-T G.832)
RXE3 INTERRUPT ENABLE REGISTER 1 (ADDRESS = 0X12)
BIT 7
Not Used
BIT 6
SSM MSG
Interrupt
Enable
BIT 5
SSM OOS
Interrupt
Enable
BIT 4
COFA
Interrupt
Enable
BIT 3
OOF
Interrupt
Enable
BIT 2
LOF
Interrupt
Enable
BIT 1
LOS
Interrupt
Enable
BIT 0
AIS
Interrupt
Enable
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Bit 6 - SSM Message Interrupt Enable
This Read/Write bit-field permits the user to enable or disable the Change in Synchronous Status Message
(SSM) interrupt. Setting this bit-field to “1” enables this interrupt. Setting this bit-field to “0” disables this inter-
rupt.
NOTE: This bit-field is ignored if the Channel is configured to support the November 1995 revision of the ITU-T G.832 Fram-
ing format for E3. (See Section 2.3.3.27.)
Bit 5 - SSM OOS (Out of Sequence) Interrupt Enable
This Read/Write bit-field permits the user to enable or disable the Change in SSM Out of Sequence State inter-
rupt. Setting this bit-field to “1” enables this interrupt. Setting this bit-field to “0” disables this interrupt.
NOTE: This bit-field is ignored if the Channel is configured to support the November 1995 revision of the ITU-T G.832 Fram-
ing format for E3. (See Section 2.3.3.27)
Bit 4 - Change of Frame Alignment (COFA) Interrupt Enable
This Read/Write bit-field allows the user to enable or disable the Change of Frame Alignment interrupt. Setting
this bit-field to "1" enables this interrupt. Setting this bit-field to "0" disables this interrupt.
Bit 3 - OOF (Out of Frame) Interrupt Enable
This Read/Write bit field allows the user to enable or disable the Change in Out-of-Frame (OOF) status inter-
rupt. Setting this bit-field to "1" enables this interrupt. Setting this bit-field to "0" disables this interrupt.
NOTE: For more information on the OOF Condition, refer to Section 6.3.2.1.
Bit 2 - LOF (Loss of Frame) Interrupt Enable
This Read/Write bit-field allows the user to enable or disable the Change in Loss-of-Frame (LOF) status inter-
rupt. Setting this bit-field to "1" enables this interrupt. Setting this bit-field to "0" disables this interrupt.
NOTE: For more information on the LOF Condition see Section 6.3.2.1.
Bit 1 - LOS (Loss of Signal) Interrupt Enable
This Read/Write bit-field allows the user to enable or disable the Change in LOS condition interrupt. Setting
this bit-field to "1" enables this interrupt. Setting this bit-field to "0" disables this interrupt.
65