XR72L52 Datasheet, PDF (214/480 Pages) Exar Corporation – TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

XRT72L52
REV. 1.0.1
xr
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0X53)
BIT 7
RUR
0
BIT 6
RUR
0
BIT 5
RUR
0
BIT 4
BIT 3
F-Bit Error Count - Low Byte
RUR
RUR
0
0
BIT2
RUR
0
BIT 1
RUR
0
BIT 0
RUR
0
When the µP/µC reads these registers, it will read in the number of framing bit errors that have been detected
since the last read of these two registers. These registers are reset upon read.
4.3.2.5 DS3 Receive Alarms
The Receive DS3 Framer block is capable of detecting any of the following alarm conditions.
• LOS (Loss of Signal)
• AIS (Alarm Indication Signal)
• The Idle Pattern.
• FERF (Far-End Receive Failure) of Yellow Alarm condition.
• FEBE (Far-End-Block Error)
• Change in AIC State
The methods by which the Receive DS3 Framer block uses to detect and declare each of these alarm condi-
tions are described below.
4.3.2.5.1 The Loss of Signal (LOS) Alarm
The Receive DS3 Framer block will declare a Loss of Signal (LOS) state when it detects 180 consecutive in-
coming “0s” via the RxPOS and RxNEG input pins OR if the RLOS input pin (of the XRT73L00 DS3 LIU IC) is
asserted (e.g., driven "High" and conneted to the ExtLOS pin78, of the Framer IC). The Receive DS3 Framer
block will indicate the occurrence of an LOS condition by:
1. Asserting the RxLOS output pin (e.g., toggles it "High").
2. Setting Bit 6 (RxLOS) within the Rx DS3 Configuration and Status Register to 1, as depicted below.
NOTE: LOS is always declared if the RLOS input is driven “High”. The 180 consecutive “zero” pulse internal LOS criteria
can be disabled by setting bit 5 at 0x00 to “0”
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10)
BIT 7
RxAIS
RO
0
BIT 6
RxLOS
RO
1
BIT 5
RxIdle
RO
0
BIT 4
RxOOF
RO
1
BIT 3
Reserved
RO
x
BIT2
BIT 1
BIT 0
Framing on F-Sync Algo M-Sync Algo
Parity
R/W
R/W
R/W
x
x
x
3. The Receive DS3 Framer block will generate a Change in LOS Status interrupt request.
NOTE: The Receive DS3 Framer will also declare an OOF condition and perform all of the notification procedures as
described in Section 4.3.2.2.
4. Force the on-chip Transmit Section to transmit a FERF (Far-End Receive Failure) indicator back out to the
remote terminal.
The Receive DS3 Framer block will clear the LOS condition when at least 60 out of 180 consecutive received
bits are 1.
NOTE: The Receive DS3 Framer block will also generate the Change in LOS Condition interrupt, when it clears the LOS
Condition.
198