English
Language : 

XR72L52 Datasheet, PDF (14/480 Pages) Exar Corporation – TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L52
REV. 1.0.1
xr
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
RXE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0X11).........................................................338
RXE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0X13) ....................................................................338
RXE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0X15) ....................................................................339
RXE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0X13) ....................................................................339
RXE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0X15) ....................................................................340
RXE3 LAPD CONTROL REGISTER (ADDRESS = 0X18)..............................................................................340
RXE3 LAPD CONTROL REGISTER (ADDRESS = 0X18)..............................................................................340
6.0 E3/ITU-T G.832 Operation of the XRT72L52 ....................................................................................342
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................342
6.1 DESCRIPTION OF THE E3, ITU-T G.832 FRAMES AND ASSOCIATED OVERHEAD BYTES ...................................... 342
Figure 142. Illustration of the E3, ITU-T G.832 Framing Format................................................................................... 342
6.1.1 Definition of the Overhead Bytes.......................................................................................................... 342
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................343
TABLE 65: DEFINITION OF THE TRAIL TRACE BUFFER BYTES, WITHIN THE E3, ITU-T G.832 FRAMING FORMAT .................. 344
THE MAINTENANCE AND ADAPTATION (MA) BYTE FORMAT..........................................................................344
TABLE 66: A LISTING OF THE VARIOUS PAYLOAD TYPE VALUES AND THEIR CORRESPONDING MEANING.............................. 345
6.2 THE TRANSMIT SECTION OF THE XRT72L52 (E3 MODE OPERATION) ................................................................ 345
Figure 143. The Transmit Section configured to operate in the E3 Mode..................................................................... 346
6.2.1 The Transmit Payload Data Input Interface Block ................................................................................ 346
Figure 144. The Transmit Payload Data Input Interface Block ..................................................................................... 347
TABLE 67: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE .... 348
Figure 145. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 1(Serial/
Loop-Timed) Operation.................................................................................................................................. 350
Figure 146. Behavior of the Terminal Interface signals between the Transmit Payload Data Input Interface block of the
XRT72L52 and the Terminal Equipment (for Mode 1 Operation) .................................................................. 351
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................351
Figure 147. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 2 (Serial/
Local-Timed/Frame-Slave) Operation ........................................................................................................... 352
Figure 148. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 2
Operation)...................................................................................................................................................... 353
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................353
Figure 149. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 3 (Serial/
Local-Timed/Frame-Master) Operation ......................................................................................................... 354
Figure 150. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 3
Operation)...................................................................................................................................................... 355
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................356
Figure 151. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 4 (Nibble-
Parallel/Loop-Timed) Operation..................................................................................................................... 357
Figure 152. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 4
Operation)...................................................................................................................................................... 358
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................359
Figure 153. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 5 (Nibble-
Parallel/Local-Timed/Frame-Slave) Operation .............................................................................................. 360
Figure 154. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 5
Operation)...................................................................................................................................................... 361
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................361
Figure 155. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 6 (Nibble-
Parallel/Local-Timed/Frame-Master) Operation ............................................................................................ 362
Figure 156. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 6
Operation)...................................................................................................................................................... 363
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) .......................................................................363
6.2.2 The Transmit Overhead Data Input Interface ....................................................................................... 363
Figure 157. The Transmit Overhead Data Input Interface block ................................................................................... 364
TABLE 68: A LISTING OF THE OVERHEAD BITS WITHIN THE E3 FRAME, AND THEIR POTENTIAL SOURCES, WITHIN THE XRT72L52 IC
365
TABLE 69: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS................................................. 367
Figure 158. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1)..... 368
TABLE 70: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TXOHCLK, (SINCE "TXOHFRAME" WAS LAST
SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED ......................................................... 369
Figure 159. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L52, in order to
configure the XRT72L52 to transmit a Yellow Alarm to the remote terminal equipment ............................... 371
TABLE 71: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS................................................. 373
XII