XR72L52 Datasheet, PDF (275/480 Pages) Exar Corporation – TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

xr
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L52
REV. 1.0.1
the TxNibClk output pin. The Transmit Terminal Equipment Input Interface block (within the XRT72L52) will
use the rising edge of the TxNibClk signal, to latch the data, residing on the TxNib[3:0] into its circuitry.
B. Nibble-Parallel Mode
The XRT72L52 will accept the E3 payload data, from the Terminal Equipment, in a parallel manner, via the Tx-
Nib[3:0] input pins. The Transmit Terminal Equipment Input Interface will latch this data into its circuitry, on the
rising edge of the TxNibClk output signal.
C. Delineation of outbound E3 Frames
The Transmit Section will use the TxInClk input signal as its timing reference and will initiate the generation of
E3 frames, asynchronous with respect to any external signal. The XRT72L52 will pulse the TxFrame output
pin "High" whenever it is processing the last bit, within a given outbound E3 frame.
D. Sampling of payload data, from the Terminal Equipment
In Mode 6, the XRT72L52 will sample the data, at the TxNib[3:0] input pins, on the third rising edge of the TxIn-
Clk clock signal, following a pulse in the TxNibClk signal (see Figure 99).
NOTE: The TxNibClk signal, from the XRT72L52 operates nominally at 8.592 MHz (e.g., 34.368 MHz divided by 4).
Interfacing the Transmit Payload Data Input Interface block of the XRT72L52 to the Terminal Equipment
for Mode 6 Operation
Figure 98 presents an illustration of the Transmit Payload Data Input Interface block (within the XRT72L52) be-
ing interfaced to the Terminal Equipment, for Mode 6 Operation.
FIGURE 98. THE TERMINAL EQUIPMENT BEING INTERFACED TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE
BLOCK FOR MODE 6 (NIBBLE-PARALLEL/LOCAL-TIMED/FRAME-MASTER) OPERATION
E3_Nib_Clock_In
E3_Data_Out[3:0]
Tx_Start_of_Frame
E3_Overhead_Ind
34.368MHz
Clock Source
8.592MHz
4
TxInClk
TxNibClk
VCC
NibIntf
TxNib[3:0]
TxNibFrame
TxOH_Ind
Terminal Equipment
E3 Framer
Mode 6 Operation of the Terminal Equipment
In Figure 98 both the Terminal Equipment and the XRT72L52 will be driven by an external 8.592MHz clock sig-
nal. The Terminal Equipment will receive the 8.592MHz clock signal via the E3_Nib_Clock_In input pin. The
XRT72L52 will output the 8.592MHz clock signal via the TxNibClk output pin.
The Terminal Equipment will serially output the data on the E3_Data_Out[3:0] pins upon the rising edge of the
signal at the E3_Clock_In input pin. The XRT72L52 will latch the data, residing on the TxNib[3:0] input pins, on
the rising edge of the TxNibClk signal.
In this case the XRT72L52 has the responsibility of providing the framing reference signal by pulsing the Tx-
Frame output pin (and in turn the Tx_Start_of_Frame input pin of the Terminal Equipment) "High" for one bit-
period, coincident with the last bit within a given E3 frame.
259