XR72L52 Datasheet, PDF (429/480 Pages) Exar Corporation – TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

xr
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
• Assert the RxAIS output pin.
• Set Bit 3 (Rx AIS) within the Rx E3 Configuration & Status Register, as depicted below.
XRT72L52
REV. 1.0.1
RXE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0X11)
BIT 7
Rx LOF Algo
BIT 6
RxLOF
R/W
RO
0
0
BIT 5
RxOOF
RO
0
BIT 4
RxLOS
RO
0
BIT 3
RxAIS
RO
1
BIT 2
RxPld Unstab
RO
0
BIT 1
Rx
TMark
RO
0
BIT 0
RxFERF
RO
0
Clearing the AIS Condition
The Receive E3 Framer block will clear the AIS condition when it detects two consecutive E3 frames, with eight
or more zeros in the incoming data stream. The Receive E3 Framer block will inform the Microprocessor that
the AIS Condition has been cleared by:
• Generating the Change in AIS Condition Interrupt to the Microprocessor. Hence, the Receive E3 Framer
block will assert Bit 0 (AIS Interrupt Status) within the Rx E3 Framer Interrupt Status Register - 1.
• Clearing the RxAIS output pin (e.g., toggling it "Low”).
• Setting the RxAIS bit-field, within the Rx E3 Configuration & Status Register to “0”, as depicted below.
RXE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0X11)
BIT 7
Rx LOF Algo
BIT 6
RxLOF
R/W
RO
0
0
BIT 5
RxOOF
RO
0
BIT 4
RxLOS
RO
0
BIT 3
RxAIS
RO
0
BIT 2
RxPld Unstab
RO
0
BIT 1
Rx
TMark
RO
0
BIT 0
RxFERF
RO
0
6.3.2.6.3 The Far-End-Receive Failure (FERF) Condition
Declaring the FERF Condition
The Receive E3 Framer block will declare a Far-End Receive Failure (FERF) condition if it detects a user-se-
lectable number of consecutive incoming E3 frames, with the FERF bit-field (Bit 7, within the MA Byte) set to
“1”. Recall, the bit-format of the MA byte is presented below.
THE MAINTENANCE AND ADAPTATION (MA) BYTE FORMAT
BIT 7
FERF
BIT 6
FEBE
BIT 5
BIT 4
Payload Type
BIT 3
BIT 2
BIT 1
Payload Dependent
BIT 0
Timing
Marker
This User-selectable number of E3 frames is either 3 or 5, depending upon the value that has been written into
Bit 4 (Rx FERF Algo) within the Rx E3 Configuration & Status Register, as depicted below.
413