English
Language : 

XR72L52 Datasheet, PDF (18/480 Pages) Exar Corporation – TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L52
REV. 1.0.1
xr
TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
7.0 diagnostic operation of the xrt72L52 framer ic ..............................................................................456
Figure 200. The Framer Local Loop-back Path within the XRT72L52 DS3/E3 Framer IC ........................................... 456
8.0 High Speed HDLC Controller Mode of Operation ..........................................................................457
8.1 CONFIGURING THE XRT72L52 TO OPERATE IN THE HIGH SPEED HDLC CONTROLLER MODE ............................ 457
HDLC CONTROL REGISTER (ADDRESS = 0X82) .......................................................................................458
8.2 OPERATING THE HIGH SPEED HDLC CONTROLLER .......................................................................................... 458
8.2.1 Operating the Transmit HDLC Controller Block.................................................................................... 458
TABLE 89: DESCRIPTION OF EACH OF THE TRANSMIT HDLC CONTROLLER PIN ................................................................. 458
Figure 201. TxHDLC timing for CRC16 ........................................................................................................................ 460
Figure 202. TxHDLC timing for CRC32 ........................................................................................................................ 460
Figure 203. An Outbound HDLC Frame when CRC-32 is selected............................................................................. 460
Figure 204. An Outbound HDLC Frame when CRC-16 is selected............................................................................. 461
8.2.2 Operating the Receive HDLC Controller Block..................................................................................... 461
TABLE 90: DESCRIPTION OF EACH OF THE RECEIVE HDLC CONTROLLER PINS ................................................................. 461
Figure 205. Timing Diagram for RxHDLC Operation .................................................................................................... 462
ORDERING INFORMATION...........................................................................................463
PACKAGE DIMENSIONS...............................................................................................463
REVISION HISTORY ..................................................................................................................................464
XVI