M32C80 Datasheet, PDF(203/352 Page) Renesas Technology Corp – 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M32C80 Datasheet, PDF (203/352 Pages) Renesas Technology Corp – 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES

◁

M32C/80 Group

16. Serial I/O (UART)

Table 16.7 lists register settings. Tables 16.8 to 16.10 list pin settings. When UARTi (i=0 to 4) operating

mode is selected, the TxDi pin outputs a high-level ("H") signal before transfer is started (the TxDi pin is in

a high-impedance state when the N-channel open drain output is selected). Figure 16.14 shows an ex-

ample of a transmit operation in UART mode. Figure 16.15 shows an example of a receive operation in

UART mode.

Table 16.7 Register Settings in UART Mode

Register

UiTB

UiRB

Bit

8 to 0

8 to 0

Set transmit data(1)

Received data can be read(1)

Function

OER, FER,

Error flags

PER, SUM

UiBRG 7 to 0

Set bit rate

UiMR

SMD2 to SMD0 Set to "1002" when transfer data is 7 bits long

Set to "1012" when transfer data is 8 bits long

Set to "1102" when transfer data is 9 bits long

CKDIR

Select the internal clock or external clock

STPS

Select stop bit length

PRY, PRYE

Select parity enabled or disabled, odd or even

IOPOL

Select TxD and RxD I/O polarity

UiC0

CLK1, CLK0

CRS

Select count source for the UiBRG register

_______

_______

Select either CTS or RTS when using either

TXEPT

CRD

Transfer register empty flag

________

_______

Select the CTS or RTS function enabled or disabled

NCH

Select output format of the TxDi pin

CKPOL

Set to "0"

UFORM

Select the LSB first or MSB first when a transfer data is 8 bits long

Set to "0" when transfer data is 7 bits or 9 bits long

UiC1

TE

Set to "1" to enable data transmission

TI

Transfer buffer empty flag

RE

Set to "1" to enable data reception

RI

Reception complete flag

UiIRS

Select what causes the UARTi transmit interrupt to be generated

UiRRM

Set to "0"

UiLCH

Select whether data logic is inversed or not inversed when a transfer data is

7 bits or 8 bits long. Set to "0" when transfer data is 9 bits long

UiERE

Set to either "0" or "1"

UiSMR 7 to 0

Set to "0016"

UiSMR2 7 to 0

Set to "0016"

UiSMR3 7 to 0

Set to "0016"

UiSMR4 7 to 0

Set to "0016"

NOTE:

1. Use bits 0 to 6 when transfer data is 7 bits long, bits 0 to 7 when 8 bits long, bits 0 to 8 when 9 bits long.

Rev. 1.00 Nov. 01, 2005 Page 184 of 330

REJ09B0271-0100

▷