English
Language : 

M32C80 Datasheet, PDF (109/352 Pages) Renesas Technology Corp – 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
M32C/80 Group
10. Interrupts
Interrupt Control Register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
TA0IC to TA4IC
TB0IC to TB5IC
S0TIC to S4TIC
S0RIC to S4RIC
BCN0IC to BCN4IC
DM0IC to DM3IC
AD0IC
KUPIC
IIO0IC to IIO4IC
Address
006C16, 008C16, 006E16, 008E16, 007016
009416, 007616, 009616, 007816, 009816, 006916
009016, 009216, 008916, 008B16, 008D16
007216, 007416, 006B16, 006D16, 006F16
007116, 009116, 008F16, 007116(1), 009116(2)
006816, 008816, 006A16, 008A16
007316
009316
007516, 009516, 007716, 009716, 007916
After Reset
XXXX X0002
XXXX X0002
XXXX X0002
XXXX X0002
XXXX X0002
XXXX X0002
XXXX X0002
XXXX X0002
XXXX X0002
Bit
Symbol
Bit Name
Function
RW
ILVL0
b2b1b0
0 0 0: Level 0 (interrupt disabled) RW
0 0 1: Level 1
ILVL1
Interrupt Priority Level
Select Bit
0 1 0: Level 2
0 1 1: Level 3
1 0 0: Level 4
RW
1 0 1: Level 5
ILVL2
1 1 0: Level 6
RW
1 1 1: Level 7
0: No interrupt requested
IR
Interrupt Request Bit
1: Interrupt requested(3)
RW
Nothing is assigned. When write, set to "0".
(b7 - b4) When read, its content is indeterminate.
NOTES:
1. The BCN0IC register shares an address with the BCN3IC register.
2. The BCN1IC register shares an address with the BCN4IC register.
3. The IR bit can be set to "0" only (do not set to "1").
Figure 10.3 Interrupt Control Register (1)
Rev. 1.00 Nov. 01, 2005 Page 90 of 330
REJ09B0271-0100