English
Language : 

M32C80 Datasheet, PDF (188/352 Pages) Renesas Technology Corp – 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
M32C/80 Group
16. Serial I/O
UARTi Transmit Buffer Register (i=0 to 4)(1)
b15
b8 b7
b0
Symbol
Address
U0TB to U2TB 036B16-036A16, 02EB16-02EA16, 033B16-033A16
U3TB, U4TB 032B16-032A16, 02FB16-02FA16
After Reset
Indeterminate
Indeterminate
Bit
Symbol
Function
RW
(b7 - b0) Transmit data (D7 to D0)
WO
Transmit data (D8)
(b8)
WO
Nothing is assigned.
When write, set to "0".
(b15 - b9) When read, its content is indeterminate.
NOTE:
1. Use the MOV instruction to set the UiTB register.
UARTi Receive Buffer Register (i=0 to 4)
b15
b8 b7
b0 Symbol
Address
After Reset
U0RB to U2RB 036F16 - 036E16, 02EF16 - 02EE16, 033F16 - 033E16 Indeterminate
U3RB, U4RB 032F16 - 032E16, 02FF16 - 02FE16
Indeterminate
Bit
Symbol
Bit Name
Function
RW
(b7 - b0)
Received data (D7 to D0)
RO
Received data (D8)
RO
(b8)
Nothing is assigned. When write, set to "0".
(b10 - b9) When read, its content is indeterminate.
Arbitration Lost
0: Not detected (win)
ABT Detect Flag(1)
1: Detected (lose)
RW
OER
Overrun Error Flag(2)
0: No overrun error occurs
1: Overrun error occurs
RO
FER
Framing Error
Flag(2, 3)
0: No framing error occurs
1: Framing error occurs
RO
PER Parity Error Flag(2, 3) 0: No parity error occurs
RO
1: Parity error occurs
SUM
Error Sum Flag(2, 3)
0: No error occurs
1: Error occurs
RO
NOTES:
1. The ABT bit can be set to "0" only.
2. When the SMD2 to SMD0 bits in the UiMR register are set to "0002" (serial I/O disable) or the RE bit in
the UiC1 register is set to "0" (receive disable), the OER, FER, PER and SUM bits are set to "0".
When all OER, FER and PER bits are set to "0", the SUM bit is set to "0".
Also, the FER and PER bits are set to "0" by reading low-order bits in the UiRB register.
3. These error flags are disabled when the SMD2 to SMD0 bits are set to "0012" (clock synchronous serial
I/O mode) or to "0102" (I2C mode). When read, the contents are indeterminate.
Figure 16.2 U0TB to U4TB Registers and U0RB to U4RB Registers
Rev. 1.00 Nov. 01, 2005 Page 169 of 330
REJ09B0271-0100