DS083 Datasheet, PDF (97/430 Pages) Xilinx, Inc – Summary of Features

R
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
IOB Output Switching Characteristics Standard Adjustments
Table 35 gives all standard-specific adjustments for output delays terminating at pads, based on standard capacitive load,
C_REF. Output delays terminating at a pad are specified for LVCMOS25 with 12 mA drive and fast slew rate. For other
standards, adjust the delays by the values shown.
Table 35: IOB Output Switching Characteristics Standard Adjustments
Description
LVTTL (Low-Voltage Transistor-Transistor Logic), Slow, 2 mA
LVTTL, Slow, 4 mA
LVTTL, Slow, 6 mA
LVTTL, Slow, 8 mA
LVTTL, Slow, 12 mA
LVTTL, Slow, 16 mA
LVTTL, Slow, 24 mA
LVTTL, Fast, 2 mA
LVTTL, Fast, 4 mA
LVTTL, Fast, 6 mA
LVTTL, Fast, 8 mA
LVTTL, Fast, 12 mA
LVTTL, Fast, 16 mA
LVTTL, Fast, 24 mA
LVCMOS (Low-Voltage CMOS), 3.3V, Slow, 2 mA
LVCMOS, 3.3V, Slow, 4 mA
LVCMOS, 3.3V, Slow, 6 mA
LVCMOS, 3.3V, Slow, 8 mA
LVCMOS, 3.3V, Slow, 12 mA
LVCMOS, 3.3V, Slow, 16 mA
LVCMOS, 3.3V, Slow, 24 mA
LVCMOS, 3.3V, Fast, 2 mA
LVCMOS, 3.3V, Fast, 4 mA
LVCMOS, 3.3V, Fast, 6 mA
LVCMOS, 3.3V, Fast, 8 mA
LVCMOS, 3.3V, Fast, 12 mA
LVCMOS, 3.3V, Fast, 16 mA
LVCMOS, 3.3V, Fast, 24 mA
LVCMOS, 2.5V, Slow, 2 mA
LVCMOS, 2.5V, Slow, 4 mA
LVCMOS, 2.5V, Slow, 6 mA
LVCMOS, 2.5V, Slow, 8 mA
LVCMOS, 2.5V, Slow, 12 mA
LVCMOS, 2.5V, Slow, 16 mA
LVCMOS, 2.5V, Slow, 24 mA
LVCMOS, 2.5V, Fast, 2 mA
LVCMOS, 2.5V, Fast, 4 mA
IOSTANDARD
Attribute
LVTTL_S2
LVTTL_S4
LVTTL_S6
LVTTL_S8
LVTTL_S12
LVTTL_S16
LVTTL_S24
LVTTL_F2
LVTTL_F4
LVTTL_F6
LVTTL_F8
LVTTL_F12
LVTTL_F16
LVTTL_F24
LVCMOS33_S2
LVCMOS33_S4
LVCMOS33_S6
LVCMOS33_S8
LVCMOS33_S12
LVCMOS33_S16
LVCMOS33_S24
LVCMOS33_F2
LVCMOS33_F4
LVCMOS33_F6
LVCMOS33_F8
LVCMOS33_F12
LVCMOS33_F16
LVCMOS33_F24
LVCMOS25_S2
LVCMOS25_S4
LVCMOS25_S6
LVCMOS25_S8
LVCMOS25_S12
LVCMOS25_S16
LVCMOS25_S24
LVCMOS25_F2
LVCMOS25_F4
Timing
Parameter
T_{OLVTTL_S2}
T_{OLVTTL_S4}
T_{OLVTTL_S6}
T_{OLVTTL_S8}
T_{OLVTTL_S12}
T_{OLVTTL_S16}
T_{OLVTTL_S24}
T_{OLVTTL_F2}
T_{OLVTTL_F4}
T_{OLVTTL_F6}
T_{OLVTTL_F8}
T_{OLVTTL_F12}
T_{OLVTTL_F16}
T_{OLVTTL_F24}
T_{OLVCMOS33_S2}
T_{OLVCMOS33_S4}
T_{OLVCMOS33_S6}
T_{OLVCMOS33_S8}
T_{OLVCMOS33_S12}
T_{OLVCMOS33_S16}
T_{OLVCMOS33_S24}
T_{OLVCMOS33_F2}
T_{OLVCMOS33_F4}
T_{OLVCMOS33_F6}
T_{OLVCMOS33_F8}
T_{OLVCMOS33_F12}
T_{OLVCMOS33_F16}
T_{OLVCMOS33_F24}
T_{OLVCMOS25_S2}
T_{OLVCMOS25_S4}
T_{OLVCMOS25_S6}
T_{OLVCMOS25_S8}
T_{OLVCMOS25_S12}
T_{OLVCMOS25_S16}
T_{OLVCMOS25_S24}
T_{OLVCMOS25_F2}
T_{OLVCMOS25_F4}
Speed Grade
-7
-6
-5
5.42 6.24 6.86
3.09 3.55 3.91
2.26 2.60 2.86
1.47 1.69 1.86
1.02 1.18 1.29
0.46 0.53 0.58
0.37 0.42 0.47
4.42 5.09 5.59
1.95 2.24 2.46
1.10 1.26 1.39
0.40 0.46 0.51
0.24 0.27 0.30
0.05 0.06 0.07
–0.01 –0.01 –0.01
5.42 6.23 6.86
3.14 3.61 3.97
2.26 2.60 2.86
1.47 1.69 1.86
1.03 1.18 1.30
0.45 0.52 0.57
0.39 0.44 0.49
4.46 5.13 5.64
1.96 2.25 2.48
1.11 1.28 1.40
0.41 0.47 0.52
0.23 0.26 0.28
0.02 0.02 0.03
–0.07 –0.08 –0.09
4.12 4.74 5.21
2.43 2.80 3.07
1.76 2.02 2.22
1.04 1.19 1.31
0.76 0.87 0.96
0.41 0.47 0.52
0.23 0.26 0.28
3.29 3.78 4.16
1.31 1.50 1.65
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
DS083 (v4.7) November 5, 2007
Product Specification
www.xilinx.com
Module 3 of 4
26