English
Language : 

DS083 Datasheet, PDF (83/430 Pages) Xilinx, Inc – Summary of Features
R
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
Table 17: Processor Block Switching Characteristics
Speed Grade
Description
Symbol
-7
-6
-5
Units
Setup and Hold Relative to Clock
(CPMC405CLOCK)
Device Control Register Bus control inputs
Device Control Register Bus data inputs
Clock and Power Management control inputs
Reset control inputs
Debug control inputs
Trace control inputs
External Interrupt Controller control inputs
Clock to Out
TPCCK_DCR/TPCKC_DCR
TPDCK_DCR/TPCKD_DCR
TPCCK_CPM/TPCKC_CPM
TPCCK_RST/TPCKC_RST
TPCCK_DBG/TPCKC_DBG
TPCCK_TRC/TPCKC_TRC
TPCCK_EIC/TPCKC_EIC
0.38/–0.18
0.65/–0.01
0.16/ 0.03
0.16/ 0.03
0.27/ 0.30
1.37/–0.41
0.57/–0.22
0.44/–0.20
0.75/–0.01
0.19/ 0.03
0.19/ 0.03
0.31/ 0.35
1.57/–0.48
0.66/–0.25
0.48/–0.23
0.82/–0.02
0.20/ 0.03
0.20/ 0.03
0.34/ 0.38
1.73/–0.52
0.72/–0.27
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
Device Control Register Bus control outputs
Device Control Register Bus address outputs
Device Control Register Bus data outputs
Clock and Power Management control outputs
Reset control outputs
Debug control outputs
Trace control outputs
Clock
TPCKCO_DCR
TPCKAO_DCR
TPCKDO_DCR
TPCKCO_CPM
TPCKCO_RST
TPCKCO_DBG
TPCKCO_TRC
1.32
1.52
1.67
ns, max
1.72
1.98
2.17
ns, max
1.76
2.02
2.22
ns, max
1.26
1.45
1.59
ns, max
1.32
1.51
1.66
ns, max
1.94
2.22
2.44
ns, max
1.35
1.56
1.71
ns, max
CPMC405CLOCK minimum pulse width, high
CPMC405CLOCK minimum pulse width, low
TCPWH
TCPWL
1.25
1.42
1.66
ns, min
1.25
1.42
1.66
ns, min
Table 18: Processor Block PLB Switching Characteristics
Description
Symbol
Setup and Hold Relative to Clock (PLBCLK)
Processor Local Bus(ICU/DCU) control inputs
Processor Local Bus (ICU/DCU) data inputs
Clock to Out
TPCCK_PLB/TPCKC_PLB
TPDCK_PLB/TPCKD_PLB
Processor Local Bus(ICU/DCU) control outputs
Processor Local Bus(ICU/DCU) address bus outputs
Processor Local Bus(ICU/DCU) data bus outputs
TPCKCO_PLB
TPCKAO_PLB
TPCKDO_PLB
Speed Grade
-7
-6
-5
0.98/ 0.18
0.62/ 0.16
1.12/ 0.21
0.71/ 0.18
1.23/ 0.23
0.78/ 0.20
1.34
1.54
1.69
1.16
1.34
1.47
1.44
1.65
1.81
Units
ns, min
ns, min
ns, max
ns, max
ns, max
DS083 (v4.7) November 5, 2007
Product Specification
www.xilinx.com
Module 3 of 4
12