DS083 Datasheet, PDF (96/430 Pages) Xilinx, Inc – Summary of Features

R
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
IOB Output Switching Characteristics
Output delays terminating at a pad are specified for LVCMOS25 with 12 mA drive and fast slew rate. For other standards,
adjust the delays with the values shown in IOB Output Switching Characteristics Standard Adjustments.
Table 34: IOB Output Switching Characteristics
Speed Grade
Description
Symbol
-7
-6
-5
Units
Propagation Delays
O input to Pad
O input to Pad via transparent latch
3-State Delays
T_IOOP
T_IOOLP
1.58
1.68
1.65
1.82
1.85
ns, max
1.99
ns, max
T input to Pad high-impedance⁽²⁾
T input to valid data on Pad
T input to Pad high-impedance via
transparent latch⁽²⁾
T_IOTHZ
T_IOTP
T_IOTLPHZ
1.23
1.35
1.51
1.63
1.08
1.22
1.51
ns, max
1.78
ns, max
1.36
ns, max
T input to valid data on Pad via transparent latch
GTS to Pad high-impedance⁽²⁾
Sequential Delays
T_IOTLPON
T_GTS
1.56
1.69
4.11
4.73
1.85
ns, max
5.20
ns, max
Clock CLK to Pad
Clock CLK to Pad high-impedance (synchronous)⁽²⁾
Clock CLK to valid data on Pad (synchronous)
Setup and Hold Times Before/After Clock CLK
T_IOCKP
T_IOCKHZ
T_IOCKON
1.59
1.76
1.39
1.55
1.67
1.82
1.93
ns, max
1.73
ns, max
2.00
ns, max
O input
OCE input
SR input (OFF)
3–State Setup Times, T input
3-State Setup Times, TCE input
3-State Setup Times, SR input (TFF)
Set/Reset Delays
T_IOOCK/T_IOCKO
T_IOOCECK/T_IOCKOCE
T_IOSRCKO/T_IOCKOSR
T_IOTCK/T_IOCKT
T_IOTCECK/T_IOCKTCE
T_IOSRCKT/T_IOCKTSR
0.23/ 0.12
0.39/ 0.01
0.52/ 0.00
0.23/ 0.12
0.39/ 0.01
0.52/ 0.00
0.26/ 0.14
0.44/ 0.01
0.57/ 0.00
0.26/ 0.14
0.44/ 0.01
0.57/ 0.00
0.29/ 0.15
0.49/ 0.01
0.75/ 0.00
0.29/ 0.15
0.49/ 0.01
0.75/ 0.00
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
Minimum Pulse Width, SR inputs (asynchronous)
T_RPW
0.37
0.40
0.45
ns, min
SR input to Pad (asynchronous)
SR input to Pad high-impedance (asynchronous)⁽²⁾
T_IOSRP
T_IOSRHZ
2.33
2.56
1.97
2.16
2.83
ns, max
2.41
ns, max
SR input to valid data on Pad (asynchronous)
T_IOSRON
2.24
2.44
2.69
ns, max
GSR to Pad
T_IOGSRQ
5.87
6.75
7.43
ns, max
Notes:
1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
if a “0” is listed, there is no positive hold time.
2. The 3-state turn-off delays should not be adjusted.
DS083 (v4.7) November 5, 2007
Product Specification
www.xilinx.com
Module 3 of 4
25