 English |
|
|
|
|
|
|
|
| HD64F3048F16 Datasheet, PDF (724/903 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents | |||
| |||
| ◁ |
Section 21 Electrical Characteristics
T1
T2
T3
Ï
tAD
tAD
A9 to A1
AS
CS3 (RAS)
HWR (UCAS),
LWR (LCAS)
RD (WE)
(read)
RD (WE)
(write)
tAS1
tRtRAAHD1
tASD
tAS1
tRAD3
tCAS
tSD
tRP
tCRP
tASD
tRAC
tAA
tCAC
tSD
tWDH
RFSH
D15 to D0
(read)
D15 to D0
(write)
tWDS3
tRDS
tRDH
Figure 21.13 DRAM Bus Timing (Read/Write): Three-State Access
â 2CAS Mode â
Rev. 3.00 Sep 27, 2006 page 696 of 872
REJ09B0325-0300
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese