English
Language : 

HD64F3048F16 Datasheet, PDF (397/903 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Section 10 16-Bit Integrated Timer Unit (ITU)
10.4.4 PWM Mode
In PWM mode GRA and GRB are paired and a PWM waveform is output from the TIOCA pin.
GRA specifies the time at which the PWM output changes to 1. GRB specifies the time at which
the PWM output changes to 0. If either GRA or GRB is selected as the counter clear source, a
PWM waveform with a duty cycle from 0% to 100% is output at the TIOCA pin. PWM mode can
be selected in all channels (0 to 4).
Table 10.4 summarizes the PWM output pins and corresponding registers. If the same value is set
in GRA and GRB, the output does not change when compare match occurs.
Table 10.4 PWM Output Pins and Registers
Channel
0
1
2
3
4
Output Pin
TIOCA
0
TIOCA1
TIOCA2
TIOCA3
TIOCA4
1 Output
GRA0
GRA1
GRA2
GRA3
GRA4
0 Output
GRB0
GRB1
GRB2
GRB3
GRB4
Rev. 3.00 Sep 27, 2006 page 369 of 872
REJ09B0325-0300