English
Language : 

HD64F3048F16 Datasheet, PDF (133/903 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Section 5 Interrupt Controller
5.3 Interrupt Sources
The interrupt sources include external interrupts (NMI, IRQ0 to IRQ5) and 30 internal interrupts.
5.3.1 External Interrupts
There are seven external interrupts: NMI, and IRQ0 to IRQ5. Of these, NMI, IRQ0, IRQ1, and IRQ2
can be used to exit software standby mode.
NMI
NMI is the highest-priority interrupt and is always accepted, regardless of the states of the I and UI
bits in CCR. The NMIEG bit in SYSCR selects whether an interrupt is requested by the rising or
falling edge of the input at the NMI pin*. NMI interrupt exception handling has vector number 7.
Note: * For the H8/3048F-ONE (single power supply with flash memory), the NMI input may
be prohibited. For details, refer to section 18.8.4, NMI Input Disable Conditions.
IRQ0 to IRQ5 Interrupts
These interrupts are requested by input signals at pins IRQ0 to IRQ5. The IRQ0 to IRQ5 interrupts
have the following features.
• ISCR settings can select whether an interrupt is requested by the low level of the input at pins
IRQ0 to IRQ5, or by the falling edge.
• IER settings can enable or disable the IRQ0 to IRQ5 interrupts. Interrupt priority levels can be
assigned by four bits in IPRA (IPRA7 to IPRA4).
• The status of IRQ0 to IRQ5 interrupt requests is indicated in ISR. The ISR flags can be cleared
to 0 by software.
Figure 5.2 shows a block diagram of interrupts IRQ0 to IRQ5.
Rev. 3.00 Sep 27, 2006 page 105 of 872
REJ09B0325-0300