English
Language : 

SA1110 Datasheet, PDF (82/406 Pages) Intel Corporation – Intel StrongARM SA-1110 Microprocessor
System Control Module
9.2.1
9.2.1.1
Interrupt Controller Register Definitions
The interrupt controller contains four registers: the interrupt controller IRQ pending register
(ICIP), the interrupt controller FIQ pending register (ICFP), the interrupt controller mask register
(ICMR), and the interrupt controller level register (ICLR). Following reset, the FIQ and IRQ
interrupts are disabled within the CPU, and the states of all of the interrupt controller’s registers are
unknown and must be initialized by software before interrupts are enabled within the CPU.
Interrupt Controller Pending Register (ICPR)
The ICPR is a 32-bit read-only register that shows all active interrupts in the system. These bits are
not affected by the state of the mask register (ICMR). The following table shows the pending
interrupt source assigned to each bit position in the ICPR. Also included in the table are the source
units for the interrupts and the number of second-level interrupts associated with each. For more
detail on the second-level interrupts, see the section describing that unit.
Bit Position
IP 31
IP 30
IP 29
IP 28
IP 27
IP 26
IP 25
IP 24
IP 23
IP 22
IP 21
IP 20
IP 19
IP 18
IP 17
IP 16
IP 15
IP 14
IP 13
IP 12
Unit
System
Peripheral
Source Module
Real-time clock
Operating system timer
DMA controller
Serial port 4b
Serial port 4a
Serial port 3
Serial port 2
Serial port 1b
Reserved
Serial port 0
LCD controller
# of Level 2 Sources
Bit Field Description
1
RTC equals alarm register.
1
One Hz clock TIC occurred.
1
OS timer equals match register 3.
1
OS timer equals match register 2.
1
OS timer equals match register 1.
1
OS timer equals match register 0.
3
Channel 5 service request.
3
Channel 4 service request.
3
Channel 3 service request.
3
Channel 2 service request.
3
Channel 1 service request.
3
Channel 0 service request.
3
SSP service request.
8
MCP service request.
6
UART service request.
6+6
UART/HSSP service request.
6
UART service request.
—
Reserved.
6
UDC service request.
12
LCD controller service request.
9-12
SA-1110 Developer’s Manual