SA1110 Datasheet, PDF (20/406 Pages) Intel Corporation – Intel StrongARM SA-1110 Microprocessor

Introduction
Table 1-1.
Features of the SA-1110 CPU
• High Performance
— 150 Dhrystone 2.1 MIPS @ 133 MHz
— 235 Dhrystone 2.1 MIPS @ 206 MHz
• 3.3 V I/O interface
• 256-pin mini-BGA package (mBGA)
• 32-way set-associative caches
• Low power (normal mode)†
— 16 Kbyte instruction cache
— <240 mW @1.55 V/133 MHz
— 8 Kbyte write-back data cache
— <400 mW @ 1.75 V/206 MHz
• 32-entry memory-management units
• Integrated clock generation
— Maps 4 Kbyte, 8 Kbyte, or 1 Mbyte
— Internal phase-locked loop (PLL)
• Write buffer
— 3.686 MHz oscillator
— 8-entry, between 1 and 16 bytes each
— 32.768 kHz oscillator
• Read buffer
• Power-management features
— 4-entry, 1, 4, or 8 words
— Normal (full-on) mode
• Memory bus
— Idle (power-down) mode
— Sleep (power-down) mode
• Big and little endian operating modes
— Interfaces to ROM, synchronous
mask ROM (SMROM), Flash,
SRAM, SRAM-like variable latency
I/O, DRAM, and synchronous DRAM
(SDRAM)
— Supports two PCMCIA sockets
† Power dissipation, particularly in idle mode, is strongly dependent on the details of the system design.
Table 1-2.
Changes to the SA-1110 Core from the SA-110
• Data cache reduced from 16 Kbyte to
8 Kbyte
• Interrupt vector address adjust capability
• Hardware breakpoints
• Memory-management unit (MMU)
enhancements
• Read buffer (nonblocking)
• Process ID mapping
• Minicache for alternate data caching
1-2
SA-1110 Developer’s Manual