MEC1322 Datasheet, PDF (90/456 Pages) Microchip Technology – Keyboard and Embedded Controller for Notebook PC

MEC1322
5.9.2.1 SIRQ Configuration Register Format
Offset ^{See Table 5-15, “SIRQ Interrupt Configuration Register Map,” on page 90.}
Bits
Description
Type
7 SELECT
R/W
If this bit is 1, the first interrupt signal from the Logical Device is
selected for the SERIRQ vector. If this bit is 0, the second interrupt
signal from the Logical Device is selected.
Note:
The Keyboard Controller is an example of a Logical
Devices that requires a second interrupt signal. Most
Logical Devices require only a single interrupt and ignore
this field as result.
6 DEVICE
R/W
This field should always be set to 0 in order to enable a SERIRQ.
5:0 FRAME
R/W
These six bits select the Logical Device for on-chip devices as the
source for the interrupt.
Note 5-9
Note: The LPC Logical Device (Logical Device Number 0Ch)
can be used by the Embedded Controller to generate a
Serial Interrupt Request to the Host under software con-
trol.
See Table 5-15, “SIRQ Interrupt Configuration Register Map,” on page 90.
Default
Note 5-9
Reset
Event
nSIO_R
ESET
Note 5-9
Note 5-9
nSIO_R
ESET
nSIO_R
ESET
5.9.2.2 SIRQ Configuration Registers
TABLE 5-15:
Offset
40h
41h
42h
43h
44h
45h
46h
47h
48h
49h
4Ah
4Bh
4Ch
4Dh
4Eh
4Fh
SIRQ INTERRUPT CONFIGURATION REGISTER MAP
Type
Reset
Configuration Register Name
R/W
FFh
IRQ0
R/W
FFh
IRQ1
R/W
FFh
IRQ2
R/W
FFh
IRQ3
R/W
FFh
IRQ4
R/W
FFh
IRQ5
R/W
FFh
IRQ6
R/W
FFh
IRQ7
R/W
FFh
IRQ8
R/W
FFh
IRQ9
R/W
FFh
IRQ10
R/W
FFh
IRQ11
R/W
FFh
IRQ12
R/W
FFh
IRQ13
R/W
FFh
IRQ14
R/W
FFh
IRQ15
Note: A SERIRQ interrupt is deactivated by setting an entry in the SIRQ Interrupt Configuration Register Map to
FFh, which is the default reset value.
DS00001719D-page 90
 2014 - 2015 Microchip Technology Inc.