MEC1322 Datasheet, PDF (136/456 Pages) Microchip Technology – Keyboard and Embedded Controller for Notebook PC

MEC1322
10.12.5 ACPI OS COMMAND REGISTER
Offset ^04h
Bits
Description
7:0 ACPI_OSS_COMMAND
Writes to the this register are aliased in the OS2EC Data EC Byte 0
Register.
Type
W
Default
0h
Reset
Event
VCC1_R
ESET
Writes to the this register also set the CMD and IBF bits in the OS
STATUS OS Register
10.12.6 OS STATUS OS REGISTER
This read-only register is aliased to the EC STATUS Register on page 143. the EC STATUS Register on page 143 has
read write access.
Offset ^04h
Bits
Description
Type
7 UD0B
R
User Defined
6 SMI_EVT
R
This bit is set when an SMI event is pending; i.e., the ACPI_EC is
requesting an SMI query; This bit is cleared when no SMI events
are pending.
This bit is an ACPI_EC-maintained software flag that is set when
the ACPI_EC has detected an internal event that requires system
management interrupt handler attention. The ACPI_EC sets this bit
before generating an SMI.
Note:
The usage model from the ACPI specification requires
both SMI’s and SCI’s. The ACPI_OS SMI & SCI inter-
rupts are not implemented in the ACPI Embedded Con-
troller Interface (ACPI-ECI). The SMI_EVT and
SCI_EVT bits in the OS STATUS OS Register are soft-
ware flags and this block do not initiate SMI or SCI
events.
5 SCI_EVT
R
This bit is set by software when an SCI event is pending; i.e., the
ACPI_EC is requesting an SCI query; SCI Event flag is clear when
no SCI events are pending.
This bit is an ACPI_EC-maintained software flag that is set when
the embedded controller has detected an internal event that
requires operating system attention. The ACPI_EC sets this bit
before generating an SCI to the OS.
Note:
The usage model from the ACPI specification requires
both SMI’s and SCI’s. The ACPI_OS SMI & SCI inter-
rupts are not implemented in the ACPI Embedded Con-
troller Interface (ACPI-ECI). The SMI_EVT and
SCI_EVT bits in the OS STATUS OS Register are soft-
ware flags and this block do not initiate SMI or SCI
events.
Default
0b
0b
Reset
Event
VCC1_R
ESET
VCC1_R
ESET
0b
VCC1_R
ESET
DS00001719D-page 136
 2014 - 2015 Microchip Technology Inc.