 English |
|
|
|
|
|
|
|
| MEC1322 Datasheet, PDF (68/456 Pages) Microchip Technology – Keyboard and Embedded Controller for Notebook PC | |||
| |||
| ◁ |
MEC1322
3.9.16 EC RESET ENABLE REGISTER (EC_RST_EN)
Offset 40h
Bits
Description
31 TIMER16_1 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
30 TIMER16_0 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
29 EC_REG_BANK Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
28:23 RESERVED
22 PWM3 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
21 PWM2 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
20 PWM1 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
19:12 RESERVED
11 TACH1 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
10 SMB0 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
9 WDT Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
8 PROCESSOR Sleep Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
7 TFDP Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
6 DMA Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
5 PMC Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
4 PWM0 Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
DS00001719D-page 68
Type
R/W
R/W
R/W
RES
R/W
R/W
R/W
RES
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0h
Reset
Event
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
0h
VCC1_R
ESET
ï£ 2014 - 2015 Microchip Technology Inc.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese