MEC1322 Datasheet, PDF (141/456 Pages) Microchip Technology – Keyboard and Embedded Controller for Notebook PC

MEC1322
TABLE 10-11: EC-ONLY REGISTER SUMMARY (CONTINUED)
Offset
Register Name (Mnemonic)
107h
108h
109h
10Ah
10Bh
Reserved
OS2EC Data EC Byte 0 Register
OS2EC Data EC Byte 1 Register
OS2EC Data EC Byte 2 Register
OS2EC Data EC Byte 3 Register
10.13.1 OS2EC DATA EC BYTE 0 REGISTER
This register is aliased; see ACPI-OS DATA BYTES[3:0] on page 135, OS2EC DATA BYTES[3:0] on page 141, and
EC2OS DATA BYTES[3:0] on page 142 for detailed description of access rules.
Offset ^108h
Bits
Description
Type
Default
Reset
Event
7:0 OS_TO_EC_DATA_BYTE_0
This is byte 0 of the 32-bit OS2EC DATA BYTES[3:0].
OS2EC DATA BYTES[3:0]
R/W
0h
VCC1_R
ESET
When the CMD bit in the OS STATUS OS Register is cleared to ‘0’, reads by the ACPI_EC from the OS2EC DATA
BYTES[3:0] are aliased to the ACPI-OS DATA BYTES[3:0].
All access to the OS2EC DATA BYTES[3:0] registers should be orderly: Least Significant Byte to Most Significant Byte
when byte access is used.
When the FOUR_BYTE_ACCESS bit in the OS Byte Control Register is cleared to ‘0’, the following access rules apply:
1. Writes to the OS2EC DATA BYTES[3:0] have no effect on the OBF bit in the OS STATUS OS Register.
2. Reads from the OS2EC Data EC Byte 0 Register clears the IBF bit in the OS STATUS OS Register.
3. All reads from OS2EC DATA BYTES[3:1] return 00h without error.
4. Access to OS2EC DATA BYTES[3:1 has no effect on the IBF & OBF bits in the OS STATUS OS Register.
When the FOUR_BYTE_ACCESS bit in the OS Byte Control Register is set to ‘1’, the following access rules apply:
1. Writes to the OS2EC DATA BYTES[3:0] have no effect on the OBF bit in the OS STATUS OS Register.
2. Reads from the OS2EC Data EC Byte 3 Register clears the IBF bit in the OS STATUS OS Register.
10.13.2 OS2EC DATA EC BYTE 1 REGISTER
This register is aliased; see ACPI-OS DATA BYTES[3:0] on page 135, OS2EC DATA BYTES[3:0] on page 141, and
EC2OS DATA BYTES[3:0] on page 142 for detailed description of access rules.
Offset ^109h
Bits
Description
7:0 OS2EC_DATA_ BYTE_1
This is byte 1 of the 32-bit OS2EC DATA BYTES[3:0].
Type
R/W
Default
0h
Reset
Event
VCC1_R
ESET
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 141