MEC1322 Datasheet, PDF (188/456 Pages) Microchip Technology – Keyboard and Embedded Controller for Notebook PC

MEC1322
Note: The receiver will ignore all stop bits beyond the first, regardless of the number used in transmitting.
TABLE 14-15: SERIAL CHARACTER
Bit 1
Bit 0
0
0
0
1
1
0
1
1
The Start, Stop and Parity bits are not included in the word length.
Word Length
5 Bits
6 Bits
7 Bits
8 Bits
14.11.9 MODEM CONTROL REGISTER
Offset ^04h
Bits
Description
7:5 Reserved
4 LOOPBACK
This bit provides the loopback feature for diagnostic testing of the
Serial Port. When bit 4 is set to logic “1”, the following occur:
1. The TXD is set to the Marking State (logic “1”).
2. The receiver Serial Input (RXD) is disconnected.
3. The output of the Transmitter Shift Register is “looped back”
into the Receiver Shift Register input.
4. All MODEM Control inputs (nCTS, nDSR, nRI and nDCD) are
disconnected.
5. The four MODEM Control outputs (nDTR, nRTS, OUT1 and
OUT2) are internally connected to the four MODEM Control
inputs (nDSR, nCTS, RI, DCD).
6. The Modem Control output pins are forced inactive high.
7. Data that is transmitted is immediately received.
This feature allows the processor to verify the transmit and receive
data paths of the Serial Port. In the diagnostic mode, the receiver
and the transmitter interrupts are fully operational. The MODEM
Control Interrupts are also operational but the interrupts' sources are
now the lower four bits of the MODEM Control Register instead of
the MODEM Control inputs. The interrupts are still controlled by the
Interrupt Enable Register.
3 OUT2
Output 2 (OUT2). This bit is used to enable an UART interrupt.
When OUT2 is a logic “0”, the serial port interrupt output is forced to
a high impedance state - disabled. When OUT2 is a logic “1”, the
serial port interrupt outputs are enabled.
2 OUT1
This bit controls the Output 1 (OUT1) bit. This bit does not have an
output pin and can only be read or written by the CPU.
1 RTS
This bit controls the Request To Send (nRTS) output. Bit 1 affects
the nRTS output in a manner identical to that described above for bit
0.
Type
R
R/W
R/W
R/W
R/W
Default
-
0h
Reset
Event
-
RESET
0h
RESET
0h
RESET
0h
RESET
DS00001719D-page 188
 2014 - 2015 Microchip Technology Inc.