LM3S9B81 Datasheet, PDF (23/1155 Pages) Texas Instruments – Stellaris® LM3S9B81 Microcontroller

Stellaris® LM3S9B81 Microcontroller
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090 ..................................... 556
ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074 .............. 557
ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094 .............. 557
ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 ............... 559
ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 ........................................ 560
ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0 ..................................... 561
ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4 .............. 562
ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00 ..................... 563
ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 ....................................... 568
ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 ....................................... 568
ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 ....................................... 568
ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C ...................................... 568
ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 ....................................... 568
ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 ....................................... 568
ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 ....................................... 568
ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C ...................................... 568
ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 ....................................... 572
ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 ....................................... 572
ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 ....................................... 572
ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C ...................................... 572
ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 ....................................... 572
ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 ....................................... 572
ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 ....................................... 572
ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C ...................................... 572
Universal Asynchronous Receivers/Transmitters (UARTs) ..................................................... 573
Register 1: UART Data (UARTDR), offset 0x000 ............................................................................... 587
Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 ........................... 589
Register 3: UART Flag (UARTFR), offset 0x018 ................................................................................ 592
Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020 ............................................. 595
Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 ............................................ 596
Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 ....................................... 597
Register 7: UART Line Control (UARTLCRH), offset 0x02C ............................................................... 598
Register 8: UART Control (UARTCTL), offset 0x030 ......................................................................... 600
Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ........................................... 604
Register 10: UART Interrupt Mask (UARTIM), offset 0x038 ................................................................. 606
Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C ...................................................... 610
Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040 ................................................. 614
Register 13: UART Interrupt Clear (UARTICR), offset 0x044 ............................................................... 617
Register 14: UART DMA Control (UARTDMACTL), offset 0x048 .......................................................... 619
Register 15: UART LIN Control (UARTLCTL), offset 0x090 ................................................................. 620
Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094 ............................................................... 621
Register 17: UART LIN Timer (UARTLTIM), offset 0x098 ..................................................................... 622
Register 18: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... 623
Register 19: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... 624
Register 20: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... 625
Register 21: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... 626
Register 22: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... 627
Register 23: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... 628
June 29, 2010
23
Texas Instruments-Advance Information