English
Language : 

82371AB Datasheet, PDF (53/284 Pages) Intel Corporation – PCI-TO-ISA / IDE XCELERATOR PIIX4
E
82371AB (PIIX4)
4.0. PCI TO ISA/EIO BRIDGE REGISTER DESCRIPTIONS
This section describes in detail the registers associated with the PIIX4 PCI-to-ISA Bridge function. This includes
ISA/EIO configuration, AT compatible and PCI-based DMA control, standard AT and serial interrupt logic,
counter/timers, real time clock and other miscellaneous functionality.
4.1. PCI to ISA/EIO Bridge PCI Configuration Space Registers (PCI Function 0)
4.1.1. VID—VENDOR IDENTIFICATION REGISTER (FUNCTION 0)
Address Offset:
Default Value:
Attribute:
00–01h
8086h
Read Only
The VID Register contains the vendor identification number. This register, along with the Device Identification
Register, uniquely identifies any PCI device. Writes to this register have no effect.
Bit
Description
15:0 Vendor Identification Number. This is a 16-bit value assigned to Intel.
4.1.2. DID—DEVICE IDENTIFICATION REGISTER (FUNCTION 0)
Address Offset:
Default Value:
Attribute:
02–03h
7110h
Read Only
The DID Register contains the device identification number. This register, along with the VID Register, define the
PIIX4. Writes to this register have no effect.
Bit
Description
15:0 Device Identification Number. This is a 16-bit value assigned to the PIIX4.
PRELIMINARY
53
4/9/97 2:23 PM PIIX4aDS
INTEL CONFIDENTIAL
(until publication date)